annotate lib/Target/Lanai/MCTargetDesc/LanaiAsmBackend.cpp @ 120:1172e4bd9c6f

update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents
children 803732b1fca8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 //===-- LanaiAsmBackend.cpp - Lanai Assembler Backend ---------------------===//
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 // The LLVM Compiler Infrastructure
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 // This file is distributed under the University of Illinois Open Source
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 // License. See LICENSE.TXT for details.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 //===----------------------------------------------------------------------===//
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 #include "LanaiFixupKinds.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 #include "MCTargetDesc/LanaiMCTargetDesc.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 #include "llvm/MC/MCAsmBackend.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 #include "llvm/MC/MCAssembler.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 #include "llvm/MC/MCDirectives.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 #include "llvm/MC/MCELFObjectWriter.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 #include "llvm/MC/MCFixupKindInfo.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 #include "llvm/MC/MCObjectWriter.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 #include "llvm/MC/MCSubtargetInfo.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 #include "llvm/Support/ErrorHandling.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 #include "llvm/Support/raw_ostream.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 using namespace llvm;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 // Prepare value for the target space
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 static unsigned adjustFixupValue(unsigned Kind, uint64_t Value) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 switch (Kind) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 case FK_Data_1:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 case FK_Data_2:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 case FK_Data_4:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 case FK_Data_8:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 return Value;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 case Lanai::FIXUP_LANAI_21:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 case Lanai::FIXUP_LANAI_21_F:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 case Lanai::FIXUP_LANAI_25:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 case Lanai::FIXUP_LANAI_32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 case Lanai::FIXUP_LANAI_HI16:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 case Lanai::FIXUP_LANAI_LO16:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 return Value;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 default:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 llvm_unreachable("Unknown fixup kind!");
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 namespace {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 class LanaiAsmBackend : public MCAsmBackend {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 Triple::OSType OSType;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 public:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 LanaiAsmBackend(const Target &T, Triple::OSType OST)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 : MCAsmBackend(), OSType(OST) {}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 void applyFixup(const MCFixup &Fixup, char *Data, unsigned DataSize,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 uint64_t Value, bool IsPCRel) const override;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 MCObjectWriter *createObjectWriter(raw_pwrite_stream &OS) const override;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 // No instruction requires relaxation
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 bool fixupNeedsRelaxation(const MCFixup & /*Fixup*/, uint64_t /*Value*/,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59 const MCRelaxableFragment * /*DF*/,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 const MCAsmLayout & /*Layout*/) const override {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 return false;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const override;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 unsigned getNumFixupKinds() const override {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 return Lanai::NumTargetFixupKinds;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 bool mayNeedRelaxation(const MCInst & /*Inst*/) const override {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 return false;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 void relaxInstruction(const MCInst & /*Inst*/,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 const MCSubtargetInfo & /*STI*/,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 MCInst & /*Res*/) const override {}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 bool writeNopData(uint64_t Count, MCObjectWriter *OW) const override;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 };
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 bool LanaiAsmBackend::writeNopData(uint64_t Count, MCObjectWriter *OW) const {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 if ((Count % 4) != 0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 return false;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 for (uint64_t i = 0; i < Count; i += 4)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 OW->write32(0x15000000);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 return true;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91 void LanaiAsmBackend::applyFixup(const MCFixup &Fixup, char *Data,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92 unsigned /*DataSize*/, uint64_t Value,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93 bool /*IsPCRel*/) const {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 MCFixupKind Kind = Fixup.getKind();
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
95 Value = adjustFixupValue(static_cast<unsigned>(Kind), Value);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
96
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
97 if (!Value)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
98 return; // This value doesn't change the encoding
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
99
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
100 // Where in the object and where the number of bytes that need
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
101 // fixing up
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
102 unsigned Offset = Fixup.getOffset();
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
103 unsigned NumBytes = (getFixupKindInfo(Kind).TargetSize + 7) / 8;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
104 unsigned FullSize = 4;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
105
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
106 // Grab current value, if any, from bits.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
107 uint64_t CurVal = 0;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
108
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
109 // Load instruction and apply value
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
110 for (unsigned i = 0; i != NumBytes; ++i) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
111 unsigned Idx = (FullSize - 1 - i);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
112 CurVal |= static_cast<uint64_t>(static_cast<uint8_t>(Data[Offset + Idx]))
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
113 << (i * 8);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
114 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
115
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
116 uint64_t Mask =
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
117 (static_cast<uint64_t>(-1) >> (64 - getFixupKindInfo(Kind).TargetSize));
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
118 CurVal |= Value & Mask;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
119
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
120 // Write out the fixed up bytes back to the code/data bits.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
121 for (unsigned i = 0; i != NumBytes; ++i) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
122 unsigned Idx = (FullSize - 1 - i);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
123 Data[Offset + Idx] = static_cast<uint8_t>((CurVal >> (i * 8)) & 0xff);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
124 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
125 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
126
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
127 MCObjectWriter *
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
128 LanaiAsmBackend::createObjectWriter(raw_pwrite_stream &OS) const {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
129 return createLanaiELFObjectWriter(OS,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
130 MCELFObjectTargetWriter::getOSABI(OSType));
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
131 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
132
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
133 const MCFixupKindInfo &
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
134 LanaiAsmBackend::getFixupKindInfo(MCFixupKind Kind) const {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
135 static const MCFixupKindInfo Infos[Lanai::NumTargetFixupKinds] = {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
136 // This table *must* be in same the order of fixup_* kinds in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
137 // LanaiFixupKinds.h.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
138 // Note: The number of bits indicated here are assumed to be contiguous.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
139 // This does not hold true for LANAI_21 and LANAI_21_F which are applied
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
140 // to bits 0x7cffff and 0x7cfffc, respectively. Since the 'bits' counts
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
141 // here are used only for cosmetic purposes, we set the size to 16 bits
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
142 // for these 21-bit relocation as llvm/lib/MC/MCAsmStreamer.cpp checks
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
143 // no bits are set in the fixup range.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
144 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
145 // name offset bits flags
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
146 {"FIXUP_LANAI_NONE", 0, 32, 0},
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
147 {"FIXUP_LANAI_21", 16, 16 /*21*/, 0},
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
148 {"FIXUP_LANAI_21_F", 16, 16 /*21*/, 0},
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
149 {"FIXUP_LANAI_25", 7, 25, 0},
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
150 {"FIXUP_LANAI_32", 0, 32, 0},
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
151 {"FIXUP_LANAI_HI16", 16, 16, 0},
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
152 {"FIXUP_LANAI_LO16", 16, 16, 0}};
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
153
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
154 if (Kind < FirstTargetFixupKind)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
155 return MCAsmBackend::getFixupKindInfo(Kind);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
156
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
157 assert(unsigned(Kind - FirstTargetFixupKind) < getNumFixupKinds() &&
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
158 "Invalid kind!");
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
159 return Infos[Kind - FirstTargetFixupKind];
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
160 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
161
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
162 } // namespace
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
163
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
164 MCAsmBackend *llvm::createLanaiAsmBackend(const Target &T,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
165 const MCRegisterInfo & /*MRI*/,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
166 const Triple &TT, StringRef /*CPU*/,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
167 const MCTargetOptions & /*Options*/) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
168 if (!TT.isOSBinFormatELF())
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
169 llvm_unreachable("OS not supported");
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
170
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
171 return new LanaiAsmBackend(T, TT.getOS());
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
172 }