annotate lib/Target/NVPTX/NVPTXLowerArgs.cpp @ 120:1172e4bd9c6f

update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents
children 803732b1fca8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 //===-- NVPTXLowerArgs.cpp - Lower arguments ------------------------------===//
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 // The LLVM Compiler Infrastructure
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 // This file is distributed under the University of Illinois Open Source
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 // License. See LICENSE.TXT for details.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 //===----------------------------------------------------------------------===//
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 // Arguments to kernel and device functions are passed via param space,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 // which imposes certain restrictions:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 // http://docs.nvidia.com/cuda/parallel-thread-execution/#state-spaces
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 // Kernel parameters are read-only and accessible only via ld.param
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 // instruction, directly or via a pointer. Pointers to kernel
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 // arguments can't be converted to generic address space.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 // Device function parameters are directly accessible via
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 // ld.param/st.param, but taking the address of one returns a pointer
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 // to a copy created in local space which *can't* be used with
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 // ld.param/st.param.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 // Copying a byval struct into local memory in IR allows us to enforce
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 // the param space restrictions, gives the rest of IR a pointer w/o
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 // param space restrictions, and gives us an opportunity to eliminate
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 // the copy.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 // Pointer arguments to kernel functions need more work to be lowered:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 // 1. Convert non-byval pointer arguments of CUDA kernels to pointers in the
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 // global address space. This allows later optimizations to emit
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 // ld.global.*/st.global.* for accessing these pointer arguments. For
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 // example,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 // define void @foo(float* %input) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 // %v = load float, float* %input, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 // ...
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 // }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 // becomes
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 // define void @foo(float* %input) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 // %input2 = addrspacecast float* %input to float addrspace(1)*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 // %input3 = addrspacecast float addrspace(1)* %input2 to float*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 // %v = load float, float* %input3, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 // ...
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 // }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 // Later, NVPTXInferAddressSpaces will optimize it to
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 // define void @foo(float* %input) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 // %input2 = addrspacecast float* %input to float addrspace(1)*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 // %v = load float, float addrspace(1)* %input2, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 // ...
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56 // }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 // 2. Convert pointers in a byval kernel parameter to pointers in the global
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59 // address space. As #2, it allows NVPTX to emit more ld/st.global. E.g.,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 // struct S {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 // int *x;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63 // int *y;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 // };
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 // __global__ void foo(S s) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 // int *b = s.y;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 // // use b
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 // }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 // "b" points to the global address space. In the IR level,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 // define void @foo({i32*, i32*}* byval %input) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 // %b_ptr = getelementptr {i32*, i32*}, {i32*, i32*}* %input, i64 0, i32 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 // %b = load i32*, i32** %b_ptr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 // ; use %b
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 // }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 // becomes
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 // define void @foo({i32*, i32*}* byval %input) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 // %b_ptr = getelementptr {i32*, i32*}, {i32*, i32*}* %input, i64 0, i32 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 // %b = load i32*, i32** %b_ptr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 // %b_global = addrspacecast i32* %b to i32 addrspace(1)*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 // %b_generic = addrspacecast i32 addrspace(1)* %b_global to i32*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 // ; use %b_generic
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 // }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 // TODO: merge this pass with NVPTXInferAddressSpaces so that other passes don't
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 // cancel the addrspacecast pair this pass emits.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90 //===----------------------------------------------------------------------===//
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92 #include "NVPTX.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93 #include "NVPTXUtilities.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 #include "NVPTXTargetMachine.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
95 #include "llvm/Analysis/ValueTracking.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
96 #include "llvm/IR/Function.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
97 #include "llvm/IR/Instructions.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
98 #include "llvm/IR/Module.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
99 #include "llvm/IR/Type.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
100 #include "llvm/Pass.h"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
101
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
102 using namespace llvm;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
103
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
104 namespace llvm {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
105 void initializeNVPTXLowerArgsPass(PassRegistry &);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
106 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
107
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
108 namespace {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
109 class NVPTXLowerArgs : public FunctionPass {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
110 bool runOnFunction(Function &F) override;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
111
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
112 bool runOnKernelFunction(Function &F);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
113 bool runOnDeviceFunction(Function &F);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
114
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
115 // handle byval parameters
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
116 void handleByValParam(Argument *Arg);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
117 // Knowing Ptr must point to the global address space, this function
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
118 // addrspacecasts Ptr to global and then back to generic. This allows
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
119 // NVPTXInferAddressSpaces to fold the global-to-generic cast into
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
120 // loads/stores that appear later.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
121 void markPointerAsGlobal(Value *Ptr);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
122
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
123 public:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
124 static char ID; // Pass identification, replacement for typeid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
125 NVPTXLowerArgs(const NVPTXTargetMachine *TM = nullptr)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
126 : FunctionPass(ID), TM(TM) {}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
127 StringRef getPassName() const override {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
128 return "Lower pointer arguments of CUDA kernels";
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
129 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
130
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
131 private:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
132 const NVPTXTargetMachine *TM;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
133 };
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
134 } // namespace
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
135
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
136 char NVPTXLowerArgs::ID = 1;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
137
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
138 INITIALIZE_PASS(NVPTXLowerArgs, "nvptx-lower-args",
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
139 "Lower arguments (NVPTX)", false, false)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
140
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
141 // =============================================================================
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
142 // If the function had a byval struct ptr arg, say foo(%struct.x* byval %d),
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
143 // then add the following instructions to the first basic block:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
144 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
145 // %temp = alloca %struct.x, align 8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
146 // %tempd = addrspacecast %struct.x* %d to %struct.x addrspace(101)*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
147 // %tv = load %struct.x addrspace(101)* %tempd
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
148 // store %struct.x %tv, %struct.x* %temp, align 8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
149 //
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
150 // The above code allocates some space in the stack and copies the incoming
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
151 // struct from param space to local space.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
152 // Then replace all occurrences of %d by %temp.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
153 // =============================================================================
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
154 void NVPTXLowerArgs::handleByValParam(Argument *Arg) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
155 Function *Func = Arg->getParent();
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
156 Instruction *FirstInst = &(Func->getEntryBlock().front());
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
157 PointerType *PType = dyn_cast<PointerType>(Arg->getType());
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
158
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
159 assert(PType && "Expecting pointer type in handleByValParam");
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
160
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
161 Type *StructType = PType->getElementType();
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
162 AllocaInst *AllocA = new AllocaInst(StructType, Arg->getName(), FirstInst);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
163 // Set the alignment to alignment of the byval parameter. This is because,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
164 // later load/stores assume that alignment, and we are going to replace
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
165 // the use of the byval parameter with this alloca instruction.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
166 AllocA->setAlignment(Func->getParamAlignment(Arg->getArgNo() + 1));
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
167 Arg->replaceAllUsesWith(AllocA);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
168
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
169 Value *ArgInParam = new AddrSpaceCastInst(
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
170 Arg, PointerType::get(StructType, ADDRESS_SPACE_PARAM), Arg->getName(),
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
171 FirstInst);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
172 LoadInst *LI = new LoadInst(ArgInParam, Arg->getName(), FirstInst);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
173 new StoreInst(LI, AllocA, FirstInst);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
174 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
175
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
176 void NVPTXLowerArgs::markPointerAsGlobal(Value *Ptr) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
177 if (Ptr->getType()->getPointerAddressSpace() == ADDRESS_SPACE_GLOBAL)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
178 return;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
179
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
180 // Deciding where to emit the addrspacecast pair.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
181 BasicBlock::iterator InsertPt;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
182 if (Argument *Arg = dyn_cast<Argument>(Ptr)) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
183 // Insert at the functon entry if Ptr is an argument.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
184 InsertPt = Arg->getParent()->getEntryBlock().begin();
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
185 } else {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
186 // Insert right after Ptr if Ptr is an instruction.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
187 InsertPt = ++cast<Instruction>(Ptr)->getIterator();
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
188 assert(InsertPt != InsertPt->getParent()->end() &&
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
189 "We don't call this function with Ptr being a terminator.");
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
190 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
191
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
192 Instruction *PtrInGlobal = new AddrSpaceCastInst(
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
193 Ptr, PointerType::get(Ptr->getType()->getPointerElementType(),
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
194 ADDRESS_SPACE_GLOBAL),
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
195 Ptr->getName(), &*InsertPt);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
196 Value *PtrInGeneric = new AddrSpaceCastInst(PtrInGlobal, Ptr->getType(),
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
197 Ptr->getName(), &*InsertPt);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
198 // Replace with PtrInGeneric all uses of Ptr except PtrInGlobal.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
199 Ptr->replaceAllUsesWith(PtrInGeneric);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
200 PtrInGlobal->setOperand(0, Ptr);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
201 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
202
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
203 // =============================================================================
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
204 // Main function for this pass.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
205 // =============================================================================
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
206 bool NVPTXLowerArgs::runOnKernelFunction(Function &F) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
207 if (TM && TM->getDrvInterface() == NVPTX::CUDA) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
208 // Mark pointers in byval structs as global.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
209 for (auto &B : F) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
210 for (auto &I : B) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
211 if (LoadInst *LI = dyn_cast<LoadInst>(&I)) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
212 if (LI->getType()->isPointerTy()) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
213 Value *UO = GetUnderlyingObject(LI->getPointerOperand(),
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
214 F.getParent()->getDataLayout());
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
215 if (Argument *Arg = dyn_cast<Argument>(UO)) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
216 if (Arg->hasByValAttr()) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
217 // LI is a load from a pointer within a byval kernel parameter.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
218 markPointerAsGlobal(LI);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
219 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
220 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
221 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
222 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
223 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
224 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
225 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
226
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
227 for (Argument &Arg : F.args()) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
228 if (Arg.getType()->isPointerTy()) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
229 if (Arg.hasByValAttr())
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
230 handleByValParam(&Arg);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
231 else if (TM && TM->getDrvInterface() == NVPTX::CUDA)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
232 markPointerAsGlobal(&Arg);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
233 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
234 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
235 return true;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
236 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
237
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
238 // Device functions only need to copy byval args into local memory.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
239 bool NVPTXLowerArgs::runOnDeviceFunction(Function &F) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
240 for (Argument &Arg : F.args())
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
241 if (Arg.getType()->isPointerTy() && Arg.hasByValAttr())
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
242 handleByValParam(&Arg);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
243 return true;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
244 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
245
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
246 bool NVPTXLowerArgs::runOnFunction(Function &F) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
247 return isKernelFunction(F) ? runOnKernelFunction(F) : runOnDeviceFunction(F);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
248 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
249
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
250 FunctionPass *
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
251 llvm::createNVPTXLowerArgsPass(const NVPTXTargetMachine *TM) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
252 return new NVPTXLowerArgs(TM);
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
253 }