Mercurial > hg > CbC > CbC_llvm

annotate test/CodeGen/Hexagon/peephole-kill-flags.ll @ 120:1172e4bd9c6f

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents
children 803732b1fca8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=hexagon -verify-machineinstrs < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; CHECK: memw
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; Check that the testcase compiles without errors.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 target triple = "hexagon"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; Function Attrs: nounwind
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 define void @fred() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 br label %for.cond
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 for.cond: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 %0 = load i32, i32* undef, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 %mul = mul nsw i32 2, %0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 %cmp = icmp slt i32 undef, %mul
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 br i1 %cmp, label %for.body, label %for.end13
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 for.body: ; preds = %for.cond
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 for.end13: ; preds = %for.cond
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvx,-hvx-double" }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27