annotate llvm/docs/AMDGPU/gfx7_soffset_1bad09.rst @ 252:1f2b6ac9f198 llvm-original

LLVM16-1
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Fri, 18 Aug 2023 09:04:13 +0900
parents c4bab56944e8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
236
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
1 ..
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
2 **************************************************
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
3 * *
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
4 * Automatically generated file, do not edit! *
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
5 * *
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
6 **************************************************
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
7
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
8 .. _amdgpu_synid_gfx7_soffset_1bad09:
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
9
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
10 soffset
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
11 =======
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
12
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
13 An unsigned offset added to the base address to get memory address.
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
14
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
15 * If offset is specified as a register, it supplies an unsigned byte offset but 2 lsb's are ignored.
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
16 * If offset is specified as an :ref:`uimm32<amdgpu_synid_uimm32>`, it supplies a 32-bit unsigned byte offset but 2 lsb's are ignored.
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
17 * If offset is specified as an :ref:`uimm8<amdgpu_synid_uimm8>`, it supplies an 8-bit unsigned dword offset.
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
18
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
19 *Size:* 1 dword.
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
20
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
21 *Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`flat_scratch<amdgpu_synid_flat_scratch>`, :ref:`vcc<amdgpu_synid_vcc>`, :ref:`trap<amdgpu_synid_trap>`, :ref:`uimm8<amdgpu_synid_uimm8>`, :ref:`uimm32<amdgpu_synid_uimm32>`