annotate llvm/test/TableGen/SchedModelError.td @ 207:2e18cbf3894f

LLVM12
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Tue, 08 Jun 2021 06:07:14 +0900
parents 1d019706d866
children c4bab56944e8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 // RUN: not llvm-tblgen -gen-subtarget -I %p/../../include %s 2>&1 | FileCheck %s -DFILE=%s
anatofuz
parents:
diff changeset
2
anatofuz
parents:
diff changeset
3 include "llvm/Target/Target.td"
anatofuz
parents:
diff changeset
4
anatofuz
parents:
diff changeset
5 def TestTarget : Target;
anatofuz
parents:
diff changeset
6
anatofuz
parents:
diff changeset
7 // CHECK: [[FILE]]:[[@LINE+1]]:1: error: No schedule information for instruction 'TestInst' in SchedMachineModel 'TestSchedModel'
anatofuz
parents:
diff changeset
8 def TestInst : Instruction {
anatofuz
parents:
diff changeset
9 let OutOperandList = (outs);
anatofuz
parents:
diff changeset
10 let InOperandList = (ins);
anatofuz
parents:
diff changeset
11 bits<8> Inst = 0b00101010;
anatofuz
parents:
diff changeset
12 }
anatofuz
parents:
diff changeset
13
anatofuz
parents:
diff changeset
14 def TestSchedModel : SchedMachineModel {
anatofuz
parents:
diff changeset
15 let CompleteModel = 1;
anatofuz
parents:
diff changeset
16 }
anatofuz
parents:
diff changeset
17
anatofuz
parents:
diff changeset
18 def TestProcessor : ProcessorModel<"testprocessor", TestSchedModel, []>;