annotate llvm/test/TableGen/dag-isel-res-order.td @ 207:2e18cbf3894f

LLVM12
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Tue, 08 Jun 2021 06:07:14 +0900
parents 1d019706d866
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 // RUN: llvm-tblgen -gen-dag-isel -I %p/../../include %s | FileCheck %s
anatofuz
parents:
diff changeset
2
anatofuz
parents:
diff changeset
3 include "llvm/Target/Target.td"
anatofuz
parents:
diff changeset
4
anatofuz
parents:
diff changeset
5 def TestTargetInstrInfo : InstrInfo;
anatofuz
parents:
diff changeset
6
anatofuz
parents:
diff changeset
7 def TestTarget : Target {
anatofuz
parents:
diff changeset
8 let InstructionSet = TestTargetInstrInfo;
anatofuz
parents:
diff changeset
9 }
anatofuz
parents:
diff changeset
10
anatofuz
parents:
diff changeset
11 def REG : Register<"REG">;
anatofuz
parents:
diff changeset
12 def GPR : RegisterClass<"TestTarget", [i32], 32, (add REG)>;
anatofuz
parents:
diff changeset
13
anatofuz
parents:
diff changeset
14 // CHECK-LABEL: OPC_CheckOpcode, TARGET_VAL(ISD::UDIVREM)
anatofuz
parents:
diff changeset
15 // CHECK: OPC_EmitNode2, TARGET_VAL(::INSTR)
anatofuz
parents:
diff changeset
16 // CHECK: Results = #2 #3
anatofuz
parents:
diff changeset
17 // CHECK: OPC_CompleteMatch, 2, 3, 2
anatofuz
parents:
diff changeset
18 def INSTR : Instruction {
anatofuz
parents:
diff changeset
19 let OutOperandList = (outs GPR:$r1, GPR:$r0);
anatofuz
parents:
diff changeset
20 let InOperandList = (ins GPR:$t0, GPR:$t1);
anatofuz
parents:
diff changeset
21 let Pattern = [(set i32:$r0, i32:$r1, (udivrem i32:$t0, i32:$t1))];
anatofuz
parents:
diff changeset
22 }