annotate lib/Target/Nios2/Nios2.td @ 134:3a76565eade5 LLVM5.0.1

update 5.0.1
author mir3636
date Sat, 17 Feb 2018 09:57:20 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
1 //===-- Nios2.td - Describe the Nios2 Target Machine -------*- tablegen -*-===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
2 //
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
3 // The LLVM Compiler Infrastructure
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
4 //
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
5 // This file is distributed under the University of Illinois Open Source
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
6 // License. See LICENSE.TXT for details.
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
7 //
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
8 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
9
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
10 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
11 // Calling Conv, Instruction Descriptions
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
12 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
13
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
14 include "llvm/Target/Target.td"
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
15 include "Nios2RegisterInfo.td"
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
16 include "Nios2Schedule.td"
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
17 include "Nios2InstrInfo.td"
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
18 include "Nios2CallingConv.td"
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
19
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
20 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
21 // Nios2 Subtarget features
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
22 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
23 def FeatureNios2r1 : SubtargetFeature<"nios2r1", "Nios2ArchVersion",
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
24 "Nios2r1", "Nios2 R1 ISA Support">;
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
25 def FeatureNios2r2 : SubtargetFeature<"nios2r2", "Nios2ArchVersion",
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
26 "Nios2r2", "Nios2 R2 ISA Support">;
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
27
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
28 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
29 // Nios2 processors supported.
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
30 //===----------------------------------------------------------------------===//
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
31
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
32 class Proc<string Name, list<SubtargetFeature> Features>
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
33 : Processor<Name, Nios2GenericItineraries, Features>;
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
34
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
35 def : Proc<"nios2r1", [FeatureNios2r1]>;
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
36 def : Proc<"nios2r2", [FeatureNios2r2]>;
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
37
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
38 def Nios2InstrInfo : InstrInfo;
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
39
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
40 def Nios2AsmParser : AsmParser {
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
41 let ShouldEmitMatchRegisterName = 0;
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
42 }
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
43
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
44 //===----------------------------------------------------------------------===//
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
45 // Declare the target which we are implementing
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
46 //===----------------------------------------------------------------------===//
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
47
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
48 def Nios2AsmWriter : AsmWriter {
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
49 string AsmWriterClassName = "InstPrinter";
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
50 int PassSubtarget = 1;
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
51 int Variant = 0;
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
52 }
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
53
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
54 def Nios2 : Target {
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
55 // def Nios2InstrInfo : InstrInfo as before.
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
56 let InstructionSet = Nios2InstrInfo;
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
57 let AssemblyParsers = [Nios2AsmParser];
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
58 let AssemblyWriters = [Nios2AsmWriter];
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
59 }