annotate test/CodeGen/Mips/llvm-ir/indirectbr.ll @ 134:3a76565eade5 LLVM5.0.1

update 5.0.1
author mir3636
date Sat, 17 Feb 2018 09:57:20 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1 ; Test all important variants of the unconditional 'br' instruction.
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
2
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
3 ; RUN: llc -march=mips -mcpu=mips32 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
4 ; RUN: llc -march=mips -mcpu=mips32r2 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
5 ; RUN: llc -march=mips -mcpu=mips32r3 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
6 ; RUN: llc -march=mips -mcpu=mips32r5 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
7 ; RUN: llc -march=mips -mcpu=mips32r6 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,R6C
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
8 ; RUN: llc -march=mips64 -mcpu=mips4 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
9 ; RUN: llc -march=mips64 -mcpu=mips64 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
10 ; RUN: llc -march=mips64 -mcpu=mips64r2 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
11 ; RUN: llc -march=mips64 -mcpu=mips64r3 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
12 ; RUN: llc -march=mips64 -mcpu=mips64r5 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
13 ; RUN: llc -march=mips64 -mcpu=mips64r6 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,R6
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
14
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
15 define i32 @br(i8 *%addr) {
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
16 ; ALL-LABEL: br:
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
17 ; NOT-R6: jr $4 # <MCInst #{{[0-9]+}} JR
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
18 ; R6C: jrc $4 # <MCInst #{{[0-9]+}} JIC
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
19
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
21 ; ALL: {{\$|\.L}}BB0_1: # %L1
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
22 ; NOT-R6: jr $ra # <MCInst #{{[0-9]+}} JR
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
23 ; R6: jr $ra # <MCInst #{{[0-9]+}} JALR
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
24 ; R6C: jr $ra # <MCInst #{{[0-9]+}} JALR
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
25 ; ALL: addiu $2, $zero, 0
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
26
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
27 ; ALL: {{\$|\.L}}BB0_2: # %L2
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
28 ; NOT-R6: jr $ra # <MCInst #{{[0-9]+}} JR
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
29 ; R6: jr $ra # <MCInst #{{[0-9]+}} JALR
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
30 ; R6C: jr $ra # <MCInst #{{[0-9]+}} JALR
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
31 ; ALL: addiu $2, $zero, 1
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
32
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
33 entry:
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
34 indirectbr i8* %addr, [label %L1, label %L2]
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
35
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
36 L1:
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
37 ret i32 0
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
38
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
39 L2:
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
40 ret i32 1
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
41 }