annotate test/CodeGen/AMDGPU/hsa-metadata-enqueu-kernel.ll @ 146:3fc4d5c3e21e

set tail call flag for code segment in CGCAll
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sun, 23 Dec 2018 19:23:36 +0900
parents 3a76565eade5
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
134
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
1 ; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -filetype=obj -o - < %s | llvm-readobj -elf-output-style=GNU -notes | FileCheck --check-prefix=CHECK --check-prefix=GFX900 --check-prefix=NOTES %s
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
2 ; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -amdgpu-dump-hsa-metadata -amdgpu-verify-hsa-metadata -filetype=obj -o - < %s 2>&1 | FileCheck --check-prefix=PARSER %s
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
3
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
4 ; CHECK: ---
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
5 ; CHECK: Version: [ 1, 0 ]
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
6 ; CHECK-NOT: Printf:
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
7 ; CHECK: Kernels:
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
9 ; CHECK: - Name: test_non_enqueue_kernel_caller
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
10 ; CHECK-NEXT: SymbolName: 'test_non_enqueue_kernel_caller@kd'
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
11 ; CHECK-NEXT: Language: OpenCL C
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
12 ; CHECK-NEXT: LanguageVersion: [ 2, 0 ]
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
13 ; CHECK-NEXT: Args:
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
14 ; CHECK-NEXT: - Name: a
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
15 ; CHECK-NEXT: TypeName: char
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
16 ; CHECK-NEXT: Size: 1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
17 ; CHECK-NEXT: Align: 1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
18 ; CHECK-NEXT: ValueKind: ByValue
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
19 ; CHECK-NEXT: ValueType: I8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
20 ; CHECK-NEXT: AccQual: Default
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
21 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
22 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
23 ; CHECK-NEXT: ValueKind: HiddenGlobalOffsetX
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
24 ; CHECK-NEXT: ValueType: I64
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
25 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
26 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
27 ; CHECK-NEXT: ValueKind: HiddenGlobalOffsetY
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
28 ; CHECK-NEXT: ValueType: I64
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
29 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
30 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
31 ; CHECK-NEXT: ValueKind: HiddenGlobalOffsetZ
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
32 ; CHECK-NEXT: ValueType: I64
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
33 ; CHECK-NOT: ValueKind: HiddenNone
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
34 ; CHECK-NOT: ValueKind: HiddenDefaultQueue
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
35 ; CHECK-NOT: ValueKind: HiddenCompletionAction
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
36 define amdgpu_kernel void @test_non_enqueue_kernel_caller(i8 %a)
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
37 !kernel_arg_addr_space !1 !kernel_arg_access_qual !2 !kernel_arg_type !3
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
38 !kernel_arg_base_type !3 !kernel_arg_type_qual !4 {
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
39 ret void
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
40 }
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
41
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
42 ; CHECK: - Name: test_enqueue_kernel_caller
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
43 ; CHECK-NEXT: SymbolName: 'test_enqueue_kernel_caller@kd'
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
44 ; CHECK-NEXT: Language: OpenCL C
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
45 ; CHECK-NEXT: LanguageVersion: [ 2, 0 ]
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
46 ; CHECK-NEXT: Args:
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
47 ; CHECK-NEXT: - Name: a
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
48 ; CHECK-NEXT: TypeName: char
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
49 ; CHECK-NEXT: Size: 1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
50 ; CHECK-NEXT: Align: 1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
51 ; CHECK-NEXT: ValueKind: ByValue
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
52 ; CHECK-NEXT: ValueType: I8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
53 ; CHECK-NEXT: AccQual: Default
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
54 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
55 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
56 ; CHECK-NEXT: ValueKind: HiddenGlobalOffsetX
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
57 ; CHECK-NEXT: ValueType: I64
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
58 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
59 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
60 ; CHECK-NEXT: ValueKind: HiddenGlobalOffsetY
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
61 ; CHECK-NEXT: ValueType: I64
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
62 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
63 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
64 ; CHECK-NEXT: ValueKind: HiddenGlobalOffsetZ
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
65 ; CHECK-NEXT: ValueType: I64
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
66 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
67 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
68 ; CHECK-NEXT: ValueKind: HiddenNone
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
69 ; CHECK-NEXT: ValueType: I8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
70 ; CHECK-NEXT: AddrSpaceQual: Global
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
71 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
72 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
73 ; CHECK-NEXT: ValueKind: HiddenDefaultQueue
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
74 ; CHECK-NEXT: ValueType: I8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
75 ; CHECK-NEXT: AddrSpaceQual: Global
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
76 ; CHECK-NEXT: - Size: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
77 ; CHECK-NEXT: Align: 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
78 ; CHECK-NEXT: ValueKind: HiddenCompletionAction
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
79 ; CHECK-NEXT: ValueType: I8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
80 ; CHECK-NEXT: AddrSpaceQual: Global
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
81 define amdgpu_kernel void @test_enqueue_kernel_caller(i8 %a) #0
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
82 !kernel_arg_addr_space !1 !kernel_arg_access_qual !2 !kernel_arg_type !3
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
83 !kernel_arg_base_type !3 !kernel_arg_type_qual !4 {
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
84 ret void
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
85 }
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
86
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
87 attributes #0 = { "calls-enqueue-kernel" }
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
88
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
89 !1 = !{i32 0}
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
90 !2 = !{!"none"}
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
91 !3 = !{!"char"}
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
92 !4 = !{!""}
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
93
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
94 !opencl.ocl.version = !{!90}
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
95 !90 = !{i32 2, i32 0}
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
96
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
97
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
98 ; PARSER: AMDGPU HSA Metadata Parser Test: PASS