annotate test/CodeGen/AMDGPU/load-global-f64.ll @ 146:3fc4d5c3e21e

set tail call flag for code segment in CGCAll
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sun, 23 Dec 2018 19:23:36 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-NOHSA -check-prefix=FUNC %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
2 ; RUN: llc -amdgpu-scalarize-global-loads=false -mtriple=amdgcn-amdhsa -mcpu=kaveri -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-HSA -check-prefix=FUNC %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
3 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-NOHSA -check-prefix=FUNC %s
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; FUNC-LABEL: {{^}}global_load_f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; GCN-NOHSA: buffer_load_dwordx2 [[VAL:v\[[0-9]+:[0-9]+\]]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; GCN-NOHSA: buffer_store_dwordx2 [[VAL]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; GCN-HSA: flat_load_dwordx2 [[VAL:v\[[0-9]+:[0-9]+\]]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; GCN-HSA: flat_store_dwordx2 {{v\[[0-9]+:[0-9]+\]}}, [[VAL]]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
11 define amdgpu_kernel void @global_load_f64(double addrspace(1)* %out, double addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 %ld = load double, double addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 store double %ld, double addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ; FUNC-LABEL: {{^}}global_load_v2f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ; GCN-HSA: flat_load_dwordx4
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
20 define amdgpu_kernel void @global_load_v2f64(<2 x double> addrspace(1)* %out, <2 x double> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 %ld = load <2 x double>, <2 x double> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 store <2 x double> %ld, <2 x double> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 ; FUNC-LABEL: {{^}}global_load_v3f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 ; GCN-HSA: flat_load_dwordx4
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
32 define amdgpu_kernel void @global_load_v3f64(<3 x double> addrspace(1)* %out, <3 x double> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 %ld = load <3 x double>, <3 x double> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 store <3 x double> %ld, <3 x double> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 ; FUNC-LABEL: {{^}}global_load_v4f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 ; GCN-HSA: flat_load_dwordx4
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
45 define amdgpu_kernel void @global_load_v4f64(<4 x double> addrspace(1)* %out, <4 x double> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 %ld = load <4 x double>, <4 x double> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 store <4 x double> %ld, <4 x double> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 ; FUNC-LABEL: {{^}}global_load_v8f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 ; GCN-HSA: flat_load_dwordx4
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
62 define amdgpu_kernel void @global_load_v8f64(<8 x double> addrspace(1)* %out, <8 x double> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 %ld = load <8 x double>, <8 x double> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 store <8 x double> %ld, <8 x double> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 ; FUNC-LABEL: {{^}}global_load_v16f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 ; GCN-HSA: flat_load_dwordx4
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
87 define amdgpu_kernel void @global_load_v16f64(<16 x double> addrspace(1)* %out, <16 x double> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 %ld = load <16 x double>, <16 x double> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90 store <16 x double> %ld, <16 x double> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 attributes #0 = { nounwind }