annotate test/CodeGen/Hexagon/constp-extract.ll @ 146:3fc4d5c3e21e

set tail call flag for code segment in CGCAll
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sun, 23 Dec 2018 19:23:36 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; Expect the constant propagation to evaluate signed and unsigned bit extract.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; RUN: llc -march=hexagon -O2 < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 target triple = "hexagon"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 @x = common global i32 0, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 @y = common global i32 0, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 define void @foo() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; extractu(0x000ABCD0, 16, 4)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; should evaluate to 0xABCD (dec 43981)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 %0 = call i32 @llvm.hexagon.S2.extractu(i32 703696, i32 16, i32 4)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ; CHECK: 43981
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ; CHECK-NOT: extractu
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 store i32 %0, i32* @x, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ; extract(0x000ABCD0, 16, 4)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 ; should evaluate to 0xFFFFABCD (dec 4294945741 or -21555)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 %1 = call i32 @llvm.hexagon.S4.extract(i32 703696, i32 16, i32 4)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 ; CHECK: -21555
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 ; CHECK-NOT: extract
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 store i32 %1, i32* @y, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 declare i32 @llvm.hexagon.S2.extractu(i32, i32, i32) #1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 declare i32 @llvm.hexagon.S4.extract(i32, i32, i32) #1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 attributes #1 = { nounwind readnone }