annotate test/CodeGen/Hexagon/expand-condsets-undef2.ll @ 146:3fc4d5c3e21e

set tail call flag for code segment in CGCAll
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sun, 23 Dec 2018 19:23:36 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=hexagon < %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; REQUIRES: asserts
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; Test that the HexagonExpandCondsets pass does not assert due to
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; attempting to shrink a live interval incorrectly.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 define void @test() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 br i1 undef, label %cleanup, label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 if.end:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 %0 = load i32, i32* undef, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 %sext = shl i32 %0, 16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 %conv19 = ashr exact i32 %sext, 16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 br i1 undef, label %cleanup, label %for.body.lr.ph
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 for.body.lr.ph:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 br label %for.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 for.body:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 %bestScoreL16Q4.0278 = phi i16 [ 32767, %for.body.lr.ph ], [ %.sink, %early_termination ]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 br i1 false, label %for.body44.lr.ph, label %for.cond90.preheader
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 for.body44.lr.ph:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 %conv77 = sext i16 %bestScoreL16Q4.0278 to i32
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 for.cond90.preheader:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 br i1 undef, label %early_termination, label %for.body97
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 for.body97:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 br i1 undef, label %for.body97, label %early_termination
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 early_termination:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 %.sink = select i1 undef, i16 undef, i16 %bestScoreL16Q4.0278
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 %cmp27 = icmp slt i32 undef, %conv19
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 br i1 %cmp27, label %for.body, label %for.end124
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 for.end124:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 cleanup:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 attributes #0 = { nounwind "target-cpu"="hexagonv60" }