annotate test/CodeGen/Hexagon/opt-addr-mode.ll @ 146:3fc4d5c3e21e

set tail call flag for code segment in CGCAll
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sun, 23 Dec 2018 19:23:36 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=hexagon -hexagon-small-data-threshold=0 -disable-hexagon-amodeopt < %s | FileCheck %s --check-prefix=CHECK-NO-AMODE
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; RUN: llc -march=hexagon -hexagon-small-data-threshold=0 -disable-hexagon-amodeopt=0 -hexagon-amode-growth-limit=4 < %s | FileCheck %s --check-prefix=CHECK-AMODE
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; CHECK-NO-AMODE: [[REG0:(r[0-9]+)]] = ##global_2
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
5 ; CHECK-NO-AMODE: memw([[REG0]]+{{.*}}<<#2) =
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; CHECK-AMODE: [[REG1:(r[0-9]+)]] = memw(##global_1)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
8 ; CHECK-AMODE: memw([[REG1]]<<#2+##global_2) =
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 @global_1 = external global i32, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 @global_2 = external global [128 x i32], align 8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 declare i32 @foo(i32, i32) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 define i32 @fred(i32 %a0, i32 %a1, i32* %p) #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 %call24 = tail call i32 @foo(i32 %a0, i32 1) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 %tobool26 = icmp eq i32 %call24, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 br i1 %tobool26, label %while.end, label %while.body.lr.ph
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 while.body.lr.ph: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 %cmp3 = icmp sgt i32 %a1, 19
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 %sub = sub nsw i32 19, %a0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 %xor = xor i32 %a0, 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 br i1 %cmp3, label %while.body.us.preheader, label %while.body.preheader
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 while.body.preheader: ; preds = %while.body.lr.ph
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 br label %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 while.body.us.preheader: ; preds = %while.body.lr.ph
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 br label %while.body.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 while.body.us: ; preds = %while.body.us.preheader, %while.cond.backedge.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 %call27.us = phi i32 [ %call.us, %while.cond.backedge.us ], [ %call24, %while.body.us.preheader ]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 %x0 = load i32, i32* %p, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 %cmp.us = icmp sgt i32 %x0, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 br i1 %cmp.us, label %if.then.us, label %if.end.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 if.then.us: ; preds = %while.body.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 %sext.us = shl i32 %call27.us, 24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 %conv2.us = ashr i32 %sext.us, 24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 %x10 = tail call i32 @foo(i32 %conv2.us, i32 %sext.us) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 br label %if.end.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 if.end.us: ; preds = %if.then.us, %while.body.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 %x1 = load i32, i32* %p, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 %call8.us = tail call i32 @foo(i32 %sub, i32 %a1) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 %tobool11.us = icmp eq i32 %call8.us, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 br i1 %tobool11.us, label %while.cond.backedge.us, label %if.then12.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 if.then12.us: ; preds = %if.end.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 %x3 = load i32, i32* %p, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 %sub13.us = sub i32 %x3, %x1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 %x4 = load i32, i32* @global_1, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 %arrayidx.us = getelementptr inbounds [128 x i32], [128 x i32]* @global_2, i32 0, i32 %x4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56 store i32 %sub13.us, i32* %arrayidx.us, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 br label %while.cond.backedge.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59 while.cond.backedge.us: ; preds = %if.then12.us, %if.end.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 %call.us = tail call i32 @foo(i32 %a0, i32 2) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 %tobool.us = icmp eq i32 %call.us, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 br i1 %tobool.us, label %while.end.loopexit, label %while.body.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 while.body: ; preds = %while.body.preheader, %while.cond.backedge
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 %call27 = phi i32 [ %call, %while.cond.backedge ], [ %call24, %while.body.preheader ]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 %x5 = load i32, i32* %p, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 %cmp = icmp sgt i32 %x5, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 br i1 %cmp, label %if.then, label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 if.then: ; preds = %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 %sext = shl i32 %call27, 24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 %conv2 = ashr i32 %sext, 24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 %x11 = tail call i32 @foo(i32 %conv2, i32 %sext) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 br label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 if.end: ; preds = %if.then, %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 %tobool11 = icmp eq i32 %call27, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 br i1 %tobool11, label %while.cond.backedge, label %if.then12
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 if.then12: ; preds = %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 %x7 = load i32, i32* @global_1, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 %arrayidx = getelementptr inbounds [128 x i32], [128 x i32]* @global_2, i32 0, i32 %x7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 store i32 0, i32* %arrayidx, align 4, !tbaa !4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 br label %while.cond.backedge
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 while.cond.backedge: ; preds = %if.then12, %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87 %call = tail call i32 @foo(i32 %a0, i32 3) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 %tobool = icmp eq i32 %call, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 br i1 %tobool, label %while.end.loopexit33, label %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91 while.end.loopexit: ; preds = %while.cond.backedge.us
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92 br label %while.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 while.end.loopexit33: ; preds = %while.cond.backedge
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
95 br label %while.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
96
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
97 while.end: ; preds = %while.end.loopexit33, %while.end.loopexit, %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
98 ret i32 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
99 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
100
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
101 attributes #0 = { nounwind }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
102
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
103 !1 = !{!2, !2, i64 0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
104 !2 = !{!"omnipotent char", !3, i64 0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
105 !3 = !{!"Simple C/C++ TBAA"}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
106 !4 = !{!5, !5, i64 0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
107 !5 = !{!"int", !2, i64 0}