77
|
1 ; RUN: llc -verify-machineinstrs %s -o - -mtriple=aarch64-linux-gnu -aarch64-atomic-cfg-tidy=0 | FileCheck %s
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
3 @var8 = global i8 0
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
4 @var16 = global i16 0
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
5 @var32 = global i32 0
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
6 @var64 = global i64 0
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
7
|
77
|
8 define void @addsub_i8rhs() minsize {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
9 ; CHECK-LABEL: addsub_i8rhs:
|
95
|
10 %val8_tmp = load i8, i8* @var8
|
|
11 %lhs32 = load i32, i32* @var32
|
|
12 %lhs64 = load i64, i64* @var64
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
13
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
14 ; Need this to prevent extension upon load and give a vanilla i8 operand.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
15 %val8 = add i8 %val8_tmp, 123
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
16
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
17
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
18 ; Zero-extending to 32-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
19 %rhs32_zext = zext i8 %val8 to i32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
20 %res32_zext = add i32 %lhs32, %rhs32_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
21 store volatile i32 %res32_zext, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
22 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
23
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
24 %rhs32_zext_shift = shl i32 %rhs32_zext, 3
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
25 %res32_zext_shift = add i32 %lhs32, %rhs32_zext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
26 store volatile i32 %res32_zext_shift, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
27 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb #3
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
28
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
29
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
30 ; Zero-extending to 64-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
31 %rhs64_zext = zext i8 %val8 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
32 %res64_zext = add i64 %lhs64, %rhs64_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
33 store volatile i64 %res64_zext, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
34 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
35
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
36 %rhs64_zext_shift = shl i64 %rhs64_zext, 1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
37 %res64_zext_shift = add i64 %lhs64, %rhs64_zext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
38 store volatile i64 %res64_zext_shift, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
39 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb #1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
40
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
41 ; Sign-extending to 32-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
42 %rhs32_sext = sext i8 %val8 to i32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
43 %res32_sext = add i32 %lhs32, %rhs32_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
44 store volatile i32 %res32_sext, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
45 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxtb
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
46
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
47 %rhs32_sext_shift = shl i32 %rhs32_sext, 1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
48 %res32_sext_shift = add i32 %lhs32, %rhs32_sext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
49 store volatile i32 %res32_sext_shift, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
50 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxtb #1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
51
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
52 ; Sign-extending to 64-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
53 %rhs64_sext = sext i8 %val8 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
54 %res64_sext = add i64 %lhs64, %rhs64_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
55 store volatile i64 %res64_sext, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
56 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtb
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
57
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
58 %rhs64_sext_shift = shl i64 %rhs64_sext, 4
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
59 %res64_sext_shift = add i64 %lhs64, %rhs64_sext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
60 store volatile i64 %res64_sext_shift, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
61 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtb #4
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
62
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
63
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
64 ; CMP variants
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
65 %tst = icmp slt i32 %lhs32, %rhs32_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
66 br i1 %tst, label %end, label %test2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
67 ; CHECK: cmp {{w[0-9]+}}, {{w[0-9]+}}, uxtb
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
68
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
69 test2:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
70 %cmp_sext = sext i8 %val8 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
71 %tst2 = icmp eq i64 %lhs64, %cmp_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
72 br i1 %tst2, label %other, label %end
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
73 ; CHECK: cmp {{x[0-9]+}}, {{w[0-9]+}}, sxtb
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
74
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
75 other:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
76 store volatile i32 %lhs32, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
77 ret void
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
78
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
79 end:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
80 ret void
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
81 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
82
|
95
|
83 define void @sub_i8rhs() minsize {
|
|
84 ; CHECK-LABEL: sub_i8rhs:
|
|
85 %val8_tmp = load i8, i8* @var8
|
|
86 %lhs32 = load i32, i32* @var32
|
|
87 %lhs64 = load i64, i64* @var64
|
|
88
|
|
89 ; Need this to prevent extension upon load and give a vanilla i8 operand.
|
|
90 %val8 = add i8 %val8_tmp, 123
|
|
91
|
|
92
|
|
93 ; Zero-extending to 32-bits
|
|
94 %rhs32_zext = zext i8 %val8 to i32
|
|
95 %res32_zext = sub i32 %lhs32, %rhs32_zext
|
|
96 store volatile i32 %res32_zext, i32* @var32
|
|
97 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb
|
|
98
|
|
99 %rhs32_zext_shift = shl i32 %rhs32_zext, 3
|
|
100 %res32_zext_shift = sub i32 %lhs32, %rhs32_zext_shift
|
|
101 store volatile i32 %res32_zext_shift, i32* @var32
|
|
102 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb #3
|
|
103
|
|
104
|
|
105 ; Zero-extending to 64-bits
|
|
106 %rhs64_zext = zext i8 %val8 to i64
|
|
107 %res64_zext = sub i64 %lhs64, %rhs64_zext
|
|
108 store volatile i64 %res64_zext, i64* @var64
|
|
109 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb
|
|
110
|
|
111 %rhs64_zext_shift = shl i64 %rhs64_zext, 1
|
|
112 %res64_zext_shift = sub i64 %lhs64, %rhs64_zext_shift
|
|
113 store volatile i64 %res64_zext_shift, i64* @var64
|
|
114 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb #1
|
|
115
|
|
116 ; Sign-extending to 32-bits
|
|
117 %rhs32_sext = sext i8 %val8 to i32
|
|
118 %res32_sext = sub i32 %lhs32, %rhs32_sext
|
|
119 store volatile i32 %res32_sext, i32* @var32
|
|
120 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxtb
|
|
121
|
|
122 %rhs32_sext_shift = shl i32 %rhs32_sext, 1
|
|
123 %res32_sext_shift = sub i32 %lhs32, %rhs32_sext_shift
|
|
124 store volatile i32 %res32_sext_shift, i32* @var32
|
|
125 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxtb #1
|
|
126
|
|
127 ; Sign-extending to 64-bits
|
|
128 %rhs64_sext = sext i8 %val8 to i64
|
|
129 %res64_sext = sub i64 %lhs64, %rhs64_sext
|
|
130 store volatile i64 %res64_sext, i64* @var64
|
|
131 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtb
|
|
132
|
|
133 %rhs64_sext_shift = shl i64 %rhs64_sext, 4
|
|
134 %res64_sext_shift = sub i64 %lhs64, %rhs64_sext_shift
|
|
135 store volatile i64 %res64_sext_shift, i64* @var64
|
|
136 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtb #4
|
|
137
|
|
138 ret void
|
|
139 }
|
|
140
|
77
|
141 define void @addsub_i16rhs() minsize {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
142 ; CHECK-LABEL: addsub_i16rhs:
|
95
|
143 %val16_tmp = load i16, i16* @var16
|
|
144 %lhs32 = load i32, i32* @var32
|
|
145 %lhs64 = load i64, i64* @var64
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
146
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
147 ; Need this to prevent extension upon load and give a vanilla i16 operand.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
148 %val16 = add i16 %val16_tmp, 123
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
149
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
150
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
151 ; Zero-extending to 32-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
152 %rhs32_zext = zext i16 %val16 to i32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
153 %res32_zext = add i32 %lhs32, %rhs32_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
154 store volatile i32 %res32_zext, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
155 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxth
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
156
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
157 %rhs32_zext_shift = shl i32 %rhs32_zext, 3
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
158 %res32_zext_shift = add i32 %lhs32, %rhs32_zext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
159 store volatile i32 %res32_zext_shift, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
160 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxth #3
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
161
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
162
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
163 ; Zero-extending to 64-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
164 %rhs64_zext = zext i16 %val16 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
165 %res64_zext = add i64 %lhs64, %rhs64_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
166 store volatile i64 %res64_zext, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
167 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxth
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
168
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
169 %rhs64_zext_shift = shl i64 %rhs64_zext, 1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
170 %res64_zext_shift = add i64 %lhs64, %rhs64_zext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
171 store volatile i64 %res64_zext_shift, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
172 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxth #1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
173
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
174 ; Sign-extending to 32-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
175 %rhs32_sext = sext i16 %val16 to i32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
176 %res32_sext = add i32 %lhs32, %rhs32_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
177 store volatile i32 %res32_sext, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
178 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxth
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
179
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
180 %rhs32_sext_shift = shl i32 %rhs32_sext, 1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
181 %res32_sext_shift = add i32 %lhs32, %rhs32_sext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
182 store volatile i32 %res32_sext_shift, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
183 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxth #1
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
184
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
185 ; Sign-extending to 64-bits
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
186 %rhs64_sext = sext i16 %val16 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
187 %res64_sext = add i64 %lhs64, %rhs64_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
188 store volatile i64 %res64_sext, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
189 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxth
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
190
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
191 %rhs64_sext_shift = shl i64 %rhs64_sext, 4
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
192 %res64_sext_shift = add i64 %lhs64, %rhs64_sext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
193 store volatile i64 %res64_sext_shift, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
194 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxth #4
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
195
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
196
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
197 ; CMP variants
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
198 %tst = icmp slt i32 %lhs32, %rhs32_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
199 br i1 %tst, label %end, label %test2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
200 ; CHECK: cmp {{w[0-9]+}}, {{w[0-9]+}}, uxth
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
201
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
202 test2:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
203 %cmp_sext = sext i16 %val16 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
204 %tst2 = icmp eq i64 %lhs64, %cmp_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
205 br i1 %tst2, label %other, label %end
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
206 ; CHECK: cmp {{x[0-9]+}}, {{w[0-9]+}}, sxth
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
207
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
208 other:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
209 store volatile i32 %lhs32, i32* @var32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
210 ret void
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
211
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
212 end:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
213 ret void
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
214 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
215
|
95
|
216 define void @sub_i16rhs() minsize {
|
|
217 ; CHECK-LABEL: sub_i16rhs:
|
|
218 %val16_tmp = load i16, i16* @var16
|
|
219 %lhs32 = load i32, i32* @var32
|
|
220 %lhs64 = load i64, i64* @var64
|
|
221
|
|
222 ; Need this to prevent extension upon load and give a vanilla i16 operand.
|
|
223 %val16 = add i16 %val16_tmp, 123
|
|
224
|
|
225
|
|
226 ; Zero-extending to 32-bits
|
|
227 %rhs32_zext = zext i16 %val16 to i32
|
|
228 %res32_zext = sub i32 %lhs32, %rhs32_zext
|
|
229 store volatile i32 %res32_zext, i32* @var32
|
|
230 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxth
|
|
231
|
|
232 %rhs32_zext_shift = shl i32 %rhs32_zext, 3
|
|
233 %res32_zext_shift = sub i32 %lhs32, %rhs32_zext_shift
|
|
234 store volatile i32 %res32_zext_shift, i32* @var32
|
|
235 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxth #3
|
|
236
|
|
237
|
|
238 ; Zero-extending to 64-bits
|
|
239 %rhs64_zext = zext i16 %val16 to i64
|
|
240 %res64_zext = sub i64 %lhs64, %rhs64_zext
|
|
241 store volatile i64 %res64_zext, i64* @var64
|
|
242 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxth
|
|
243
|
|
244 %rhs64_zext_shift = shl i64 %rhs64_zext, 1
|
|
245 %res64_zext_shift = sub i64 %lhs64, %rhs64_zext_shift
|
|
246 store volatile i64 %res64_zext_shift, i64* @var64
|
|
247 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxth #1
|
|
248
|
|
249 ; Sign-extending to 32-bits
|
|
250 %rhs32_sext = sext i16 %val16 to i32
|
|
251 %res32_sext = sub i32 %lhs32, %rhs32_sext
|
|
252 store volatile i32 %res32_sext, i32* @var32
|
|
253 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxth
|
|
254
|
|
255 %rhs32_sext_shift = shl i32 %rhs32_sext, 1
|
|
256 %res32_sext_shift = sub i32 %lhs32, %rhs32_sext_shift
|
|
257 store volatile i32 %res32_sext_shift, i32* @var32
|
|
258 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, sxth #1
|
|
259
|
|
260 ; Sign-extending to 64-bits
|
|
261 %rhs64_sext = sext i16 %val16 to i64
|
|
262 %res64_sext = sub i64 %lhs64, %rhs64_sext
|
|
263 store volatile i64 %res64_sext, i64* @var64
|
|
264 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxth
|
|
265
|
|
266 %rhs64_sext_shift = shl i64 %rhs64_sext, 4
|
|
267 %res64_sext_shift = sub i64 %lhs64, %rhs64_sext_shift
|
|
268 store volatile i64 %res64_sext_shift, i64* @var64
|
|
269 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxth #4
|
|
270
|
|
271 ret void
|
|
272 }
|
|
273
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
274 ; N.b. we could probably check more here ("add w2, w3, w1, uxtw" for
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
275 ; example), but the remaining instructions are probably not idiomatic
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
276 ; in the face of "add/sub (shifted register)" so I don't intend to.
|
77
|
277 define void @addsub_i32rhs() minsize {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
278 ; CHECK-LABEL: addsub_i32rhs:
|
95
|
279 %val32_tmp = load i32, i32* @var32
|
|
280 %lhs64 = load i64, i64* @var64
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
281
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
282 %val32 = add i32 %val32_tmp, 123
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
283
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
284 %rhs64_zext = zext i32 %val32 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
285 %res64_zext = add i64 %lhs64, %rhs64_zext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
286 store volatile i64 %res64_zext, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
287 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtw
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
288
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
289 %rhs64_zext_shift = shl i64 %rhs64_zext, 2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
290 %res64_zext_shift = add i64 %lhs64, %rhs64_zext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
291 store volatile i64 %res64_zext_shift, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
292 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtw #2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
293
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
294 %rhs64_sext = sext i32 %val32 to i64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
295 %res64_sext = add i64 %lhs64, %rhs64_sext
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
296 store volatile i64 %res64_sext, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
297 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtw
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
298
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
299 %rhs64_sext_shift = shl i64 %rhs64_sext, 2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
300 %res64_sext_shift = add i64 %lhs64, %rhs64_sext_shift
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
301 store volatile i64 %res64_sext_shift, i64* @var64
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
302 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtw #2
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
303
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
304 ret void
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
305 }
|
95
|
306
|
|
307 define void @sub_i32rhs() minsize {
|
|
308 ; CHECK-LABEL: sub_i32rhs:
|
|
309 %val32_tmp = load i32, i32* @var32
|
|
310 %lhs64 = load i64, i64* @var64
|
|
311
|
|
312 %val32 = add i32 %val32_tmp, 123
|
|
313
|
|
314 %rhs64_zext = zext i32 %val32 to i64
|
|
315 %res64_zext = sub i64 %lhs64, %rhs64_zext
|
|
316 store volatile i64 %res64_zext, i64* @var64
|
|
317 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtw
|
|
318
|
|
319 %rhs64_zext_shift = shl i64 %rhs64_zext, 2
|
|
320 %res64_zext_shift = sub i64 %lhs64, %rhs64_zext_shift
|
|
321 store volatile i64 %res64_zext_shift, i64* @var64
|
|
322 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtw #2
|
|
323
|
|
324 %rhs64_sext = sext i32 %val32 to i64
|
|
325 %res64_sext = sub i64 %lhs64, %rhs64_sext
|
|
326 store volatile i64 %res64_sext, i64* @var64
|
|
327 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtw
|
|
328
|
|
329 %rhs64_sext_shift = shl i64 %rhs64_sext, 2
|
|
330 %res64_sext_shift = sub i64 %lhs64, %rhs64_sext_shift
|
|
331 store volatile i64 %res64_sext_shift, i64* @var64
|
|
332 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, sxtw #2
|
|
333
|
|
334 ret void
|
|
335 }
|