Mercurial > hg > CbC > CbC_llvm

annotate test/Transforms/InstCombine/multiple-uses-load-bitcast-select.ll @ 147:c2174574ed3a

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
LLVM 10
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Wed, 14 Aug 2019 16:55:33 +0900
parents 3a76565eade5
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
134
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
1 ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
2 ; RUN: opt < %s -instcombine -S -data-layout="E-m:e-i1:8:16-i8:8:16-i64:64-f128:64-v128:64-a:8:16-n32:64" | FileCheck %s
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
3
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
4 define void @PR35618(i64* %st1, double* %st2) {
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
5 ; CHECK-LABEL: @PR35618(
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
6 ; CHECK-NEXT: [[Y1:%.*]] = alloca double, align 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
7 ; CHECK-NEXT: [[Z1:%.*]] = alloca double, align 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
8 ; CHECK-NEXT: [[LD1:%.*]] = load double, double* [[Y1]], align 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
9 ; CHECK-NEXT: [[LD2:%.*]] = load double, double* [[Z1]], align 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
10 ; CHECK-NEXT: [[TMP10:%.*]] = fcmp olt double [[LD1]], [[LD2]]
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
11 ; CHECK-NEXT: [[TMP121:%.*]] = select i1 [[TMP10]], double [[LD1]], double [[LD2]]
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
12 ; CHECK-NEXT: [[TMP1:%.*]] = bitcast i64* [[ST1:%.*]] to double*
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
13 ; CHECK-NEXT: store double [[TMP121]], double* [[TMP1]], align 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
14 ; CHECK-NEXT: store double [[TMP121]], double* [[ST2:%.*]], align 8
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
15 ; CHECK-NEXT: ret void
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
16 ;
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
17 %y1 = alloca double
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
18 %z1 = alloca double
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
19 %ld1 = load double, double* %y1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
20 %ld2 = load double, double* %z1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
21 %tmp10 = fcmp olt double %ld1, %ld2
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
22 %sel = select i1 %tmp10, double* %y1, double* %z1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
23 %tmp11 = bitcast double* %sel to i64*
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
24 %tmp12 = load i64, i64* %tmp11
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
25 store i64 %tmp12, i64* %st1
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
26 %bc = bitcast double* %st2 to i64*
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
27 store i64 %tmp12, i64* %bc
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
28 ret void
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
29 }
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
30