annotate lld/test/ELF/arm-tls-norelax-ie-le.s @ 192:d7606dcf6fce

Added tag llvm10 for changeset 0572611fdcc8
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Mon, 14 Dec 2020 18:01:34 +0900
parents 0572611fdcc8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 // REQUIRES: arm
anatofuz
parents:
diff changeset
2 // RUN: llvm-mc -filetype=obj -triple=armv7a-none-linux-gnueabi %p/Inputs/arm-tls-get-addr.s -o %t1.o
anatofuz
parents:
diff changeset
3 // RUN: ld.lld %t1.o --shared -soname=t1.so -o %t1.so
anatofuz
parents:
diff changeset
4 // RUN: llvm-mc %s -o %t.o -filetype=obj -triple=armv7a-linux-gnueabi
anatofuz
parents:
diff changeset
5 // RUN: ld.lld %t1.so %t.o -o %t
173
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
6 // RUN: llvm-objdump -s --triple=armv7a-linux-gnueabi %t | FileCheck %s
150
anatofuz
parents:
diff changeset
7
173
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
8 /// This tls Initial Exec sequence is with respect to a non-preemptible symbol
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
9 /// so a relaxation would normally be possible. This would result in an assertion
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
10 /// failure on ARM as the relaxation functions can't be implemented on ARM.
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
11 /// Check that the sequence is handled as initial exec
150
anatofuz
parents:
diff changeset
12 .text
anatofuz
parents:
diff changeset
13 .syntax unified
anatofuz
parents:
diff changeset
14 .globl func
anatofuz
parents:
diff changeset
15 .p2align 2
anatofuz
parents:
diff changeset
16 .type func,%function
anatofuz
parents:
diff changeset
17 func:
anatofuz
parents:
diff changeset
18 .L0:
anatofuz
parents:
diff changeset
19 .globl __tls_get_addr
anatofuz
parents:
diff changeset
20 bl __tls_get_addr
anatofuz
parents:
diff changeset
21 .L1:
anatofuz
parents:
diff changeset
22 bx lr
anatofuz
parents:
diff changeset
23 .p2align 2
anatofuz
parents:
diff changeset
24 .Lt0: .word x1(gottpoff) + (. - .L0 - 8)
anatofuz
parents:
diff changeset
25 .Lt1: .word x2(gottpoff) + (. - .L1 - 8)
anatofuz
parents:
diff changeset
26
anatofuz
parents:
diff changeset
27 .globl x1
anatofuz
parents:
diff changeset
28 .section .trw,"awT",%progbits
anatofuz
parents:
diff changeset
29 .p2align 2
anatofuz
parents:
diff changeset
30 x1:
anatofuz
parents:
diff changeset
31 .word 0x1
anatofuz
parents:
diff changeset
32 .globl x2
anatofuz
parents:
diff changeset
33 .section .tbss,"awT",%nobits
anatofuz
parents:
diff changeset
34 .type x1, %object
anatofuz
parents:
diff changeset
35 x2:
anatofuz
parents:
diff changeset
36 .space 4
anatofuz
parents:
diff changeset
37 .type x2, %object
anatofuz
parents:
diff changeset
38
anatofuz
parents:
diff changeset
39 // CHECK: Contents of section .got:
173
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
40 /// x1 at offset 8 from TP, x2 at offset 0xc from TP. Offsets include TCB size of 8
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
41 // CHECK-NEXT: 3027c 08000000 0c000000