0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
1 //===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
2 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
3 // The LLVM Compiler Infrastructure
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
4 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
5 // This file is distributed under the University of Illinois Open Source
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
6 // License. See LICENSE.TXT for details.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
7 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
8 //===----------------------------------------------------------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
9 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
10 // This file provides X86 specific target descriptions.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
11 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
12 //===----------------------------------------------------------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
13
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
14 #include "X86MCTargetDesc.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
15 #include "InstPrinter/X86ATTInstPrinter.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
16 #include "InstPrinter/X86IntelInstPrinter.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
17 #include "X86MCAsmInfo.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
18 #include "llvm/ADT/Triple.h"
|
121
|
19 #include "llvm/DebugInfo/CodeView/CodeView.h"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
20 #include "llvm/MC/MCInstrAnalysis.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
21 #include "llvm/MC/MCInstrInfo.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
22 #include "llvm/MC/MCRegisterInfo.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
23 #include "llvm/MC/MCStreamer.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
24 #include "llvm/MC/MCSubtargetInfo.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
25 #include "llvm/MC/MachineLocation.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
26 #include "llvm/Support/ErrorHandling.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
27 #include "llvm/Support/Host.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
28 #include "llvm/Support/TargetRegistry.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
29
|
77
|
30 #if _MSC_VER
|
|
31 #include <intrin.h>
|
|
32 #endif
|
|
33
|
|
34 using namespace llvm;
|
|
35
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
36 #define GET_REGINFO_MC_DESC
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
37 #include "X86GenRegisterInfo.inc"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
38
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
39 #define GET_INSTRINFO_MC_DESC
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
40 #include "X86GenInstrInfo.inc"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
41
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
42 #define GET_SUBTARGETINFO_MC_DESC
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
43 #include "X86GenSubtargetInfo.inc"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
44
|
95
|
45 std::string X86_MC::ParseX86Triple(const Triple &TT) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
46 std::string FS;
|
95
|
47 if (TT.getArch() == Triple::x86_64)
|
77
|
48 FS = "+64bit-mode,-32bit-mode,-16bit-mode";
|
95
|
49 else if (TT.getEnvironment() != Triple::CODE16)
|
77
|
50 FS = "-64bit-mode,+32bit-mode,-16bit-mode";
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
51 else
|
77
|
52 FS = "-64bit-mode,-32bit-mode,+16bit-mode";
|
|
53
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
54 return FS;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
55 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
56
|
95
|
57 unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {
|
77
|
58 if (TT.getArch() == Triple::x86_64)
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
59 return DWARFFlavour::X86_64;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
60
|
77
|
61 if (TT.isOSDarwin())
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
62 return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;
|
77
|
63 if (TT.isOSCygMing())
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
64 // Unsupported by now, just quick fallback
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
65 return DWARFFlavour::X86_32_Generic;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
66 return DWARFFlavour::X86_32_Generic;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
67 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
68
|
120
|
69 void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
70 // FIXME: TableGen these.
|
120
|
71 for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
72 unsigned SEH = MRI->getEncodingValue(Reg);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
73 MRI->mapLLVMRegToSEHReg(Reg, SEH);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
74 }
|
120
|
75
|
121
|
76 // Mapping from CodeView to MC register id.
|
|
77 static const struct {
|
|
78 codeview::RegisterId CVReg;
|
|
79 MCPhysReg Reg;
|
|
80 } RegMap[] = {
|
|
81 { codeview::RegisterId::AL, X86::AL},
|
|
82 { codeview::RegisterId::CL, X86::CL},
|
|
83 { codeview::RegisterId::DL, X86::DL},
|
|
84 { codeview::RegisterId::BL, X86::BL},
|
|
85 { codeview::RegisterId::AH, X86::AH},
|
|
86 { codeview::RegisterId::CH, X86::CH},
|
|
87 { codeview::RegisterId::DH, X86::DH},
|
|
88 { codeview::RegisterId::BH, X86::BH},
|
|
89 { codeview::RegisterId::AX, X86::AX},
|
|
90 { codeview::RegisterId::CX, X86::CX},
|
|
91 { codeview::RegisterId::DX, X86::DX},
|
|
92 { codeview::RegisterId::BX, X86::BX},
|
|
93 { codeview::RegisterId::SP, X86::SP},
|
|
94 { codeview::RegisterId::BP, X86::BP},
|
|
95 { codeview::RegisterId::SI, X86::SI},
|
|
96 { codeview::RegisterId::DI, X86::DI},
|
|
97 { codeview::RegisterId::EAX, X86::EAX},
|
|
98 { codeview::RegisterId::ECX, X86::ECX},
|
|
99 { codeview::RegisterId::EDX, X86::EDX},
|
|
100 { codeview::RegisterId::EBX, X86::EBX},
|
|
101 { codeview::RegisterId::ESP, X86::ESP},
|
|
102 { codeview::RegisterId::EBP, X86::EBP},
|
|
103 { codeview::RegisterId::ESI, X86::ESI},
|
|
104 { codeview::RegisterId::EDI, X86::EDI},
|
120
|
105
|
121
|
106 { codeview::RegisterId::EFLAGS, X86::EFLAGS},
|
|
107
|
|
108 { codeview::RegisterId::ST0, X86::FP0},
|
|
109 { codeview::RegisterId::ST1, X86::FP1},
|
|
110 { codeview::RegisterId::ST2, X86::FP2},
|
|
111 { codeview::RegisterId::ST3, X86::FP3},
|
|
112 { codeview::RegisterId::ST4, X86::FP4},
|
|
113 { codeview::RegisterId::ST5, X86::FP5},
|
|
114 { codeview::RegisterId::ST6, X86::FP6},
|
|
115 { codeview::RegisterId::ST7, X86::FP7},
|
120
|
116
|
121
|
117 { codeview::RegisterId::XMM0, X86::XMM0},
|
|
118 { codeview::RegisterId::XMM1, X86::XMM1},
|
|
119 { codeview::RegisterId::XMM2, X86::XMM2},
|
|
120 { codeview::RegisterId::XMM3, X86::XMM3},
|
|
121 { codeview::RegisterId::XMM4, X86::XMM4},
|
|
122 { codeview::RegisterId::XMM5, X86::XMM5},
|
|
123 { codeview::RegisterId::XMM6, X86::XMM6},
|
|
124 { codeview::RegisterId::XMM7, X86::XMM7},
|
120
|
125
|
121
|
126 { codeview::RegisterId::XMM8, X86::XMM8},
|
|
127 { codeview::RegisterId::XMM9, X86::XMM9},
|
|
128 { codeview::RegisterId::XMM10, X86::XMM10},
|
|
129 { codeview::RegisterId::XMM11, X86::XMM11},
|
|
130 { codeview::RegisterId::XMM12, X86::XMM12},
|
|
131 { codeview::RegisterId::XMM13, X86::XMM13},
|
|
132 { codeview::RegisterId::XMM14, X86::XMM14},
|
|
133 { codeview::RegisterId::XMM15, X86::XMM15},
|
120
|
134
|
121
|
135 { codeview::RegisterId::SIL, X86::SIL},
|
|
136 { codeview::RegisterId::DIL, X86::DIL},
|
|
137 { codeview::RegisterId::BPL, X86::BPL},
|
|
138 { codeview::RegisterId::SPL, X86::SPL},
|
|
139 { codeview::RegisterId::RAX, X86::RAX},
|
|
140 { codeview::RegisterId::RBX, X86::RBX},
|
|
141 { codeview::RegisterId::RCX, X86::RCX},
|
|
142 { codeview::RegisterId::RDX, X86::RDX},
|
|
143 { codeview::RegisterId::RSI, X86::RSI},
|
|
144 { codeview::RegisterId::RDI, X86::RDI},
|
|
145 { codeview::RegisterId::RBP, X86::RBP},
|
|
146 { codeview::RegisterId::RSP, X86::RSP},
|
|
147 { codeview::RegisterId::R8, X86::R8},
|
|
148 { codeview::RegisterId::R9, X86::R9},
|
|
149 { codeview::RegisterId::R10, X86::R10},
|
|
150 { codeview::RegisterId::R11, X86::R11},
|
|
151 { codeview::RegisterId::R12, X86::R12},
|
|
152 { codeview::RegisterId::R13, X86::R13},
|
|
153 { codeview::RegisterId::R14, X86::R14},
|
|
154 { codeview::RegisterId::R15, X86::R15},
|
|
155 { codeview::RegisterId::R8B, X86::R8B},
|
|
156 { codeview::RegisterId::R9B, X86::R9B},
|
|
157 { codeview::RegisterId::R10B, X86::R10B},
|
|
158 { codeview::RegisterId::R11B, X86::R11B},
|
|
159 { codeview::RegisterId::R12B, X86::R12B},
|
|
160 { codeview::RegisterId::R13B, X86::R13B},
|
|
161 { codeview::RegisterId::R14B, X86::R14B},
|
|
162 { codeview::RegisterId::R15B, X86::R15B},
|
|
163 { codeview::RegisterId::R8W, X86::R8W},
|
|
164 { codeview::RegisterId::R9W, X86::R9W},
|
|
165 { codeview::RegisterId::R10W, X86::R10W},
|
|
166 { codeview::RegisterId::R11W, X86::R11W},
|
|
167 { codeview::RegisterId::R12W, X86::R12W},
|
|
168 { codeview::RegisterId::R13W, X86::R13W},
|
|
169 { codeview::RegisterId::R14W, X86::R14W},
|
|
170 { codeview::RegisterId::R15W, X86::R15W},
|
|
171 { codeview::RegisterId::R8D, X86::R8D},
|
|
172 { codeview::RegisterId::R9D, X86::R9D},
|
|
173 { codeview::RegisterId::R10D, X86::R10D},
|
|
174 { codeview::RegisterId::R11D, X86::R11D},
|
|
175 { codeview::RegisterId::R12D, X86::R12D},
|
|
176 { codeview::RegisterId::R13D, X86::R13D},
|
|
177 { codeview::RegisterId::R14D, X86::R14D},
|
|
178 { codeview::RegisterId::R15D, X86::R15D},
|
|
179 { codeview::RegisterId::AMD64_YMM0, X86::YMM0},
|
|
180 { codeview::RegisterId::AMD64_YMM1, X86::YMM1},
|
|
181 { codeview::RegisterId::AMD64_YMM2, X86::YMM2},
|
|
182 { codeview::RegisterId::AMD64_YMM3, X86::YMM3},
|
|
183 { codeview::RegisterId::AMD64_YMM4, X86::YMM4},
|
|
184 { codeview::RegisterId::AMD64_YMM5, X86::YMM5},
|
|
185 { codeview::RegisterId::AMD64_YMM6, X86::YMM6},
|
|
186 { codeview::RegisterId::AMD64_YMM7, X86::YMM7},
|
|
187 { codeview::RegisterId::AMD64_YMM8, X86::YMM8},
|
|
188 { codeview::RegisterId::AMD64_YMM9, X86::YMM9},
|
|
189 { codeview::RegisterId::AMD64_YMM10, X86::YMM10},
|
|
190 { codeview::RegisterId::AMD64_YMM11, X86::YMM11},
|
|
191 { codeview::RegisterId::AMD64_YMM12, X86::YMM12},
|
|
192 { codeview::RegisterId::AMD64_YMM13, X86::YMM13},
|
|
193 { codeview::RegisterId::AMD64_YMM14, X86::YMM14},
|
|
194 { codeview::RegisterId::AMD64_YMM15, X86::YMM15},
|
120
|
195 };
|
121
|
196 for (unsigned I = 0; I < array_lengthof(RegMap); ++I)
|
|
197 MRI->mapLLVMRegToCVReg(RegMap[I].Reg, static_cast<int>(RegMap[I].CVReg));
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
198 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
199
|
95
|
200 MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,
|
|
201 StringRef CPU, StringRef FS) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
202 std::string ArchFS = X86_MC::ParseX86Triple(TT);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
203 if (!FS.empty()) {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
204 if (!ArchFS.empty())
|
95
|
205 ArchFS = (Twine(ArchFS) + "," + FS).str();
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
206 else
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
207 ArchFS = FS;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
208 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
209
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
210 std::string CPUName = CPU;
|
77
|
211 if (CPUName.empty())
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
212 CPUName = "generic";
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
213
|
95
|
214 return createX86MCSubtargetInfoImpl(TT, CPUName, ArchFS);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
215 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
216
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
217 static MCInstrInfo *createX86MCInstrInfo() {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
218 MCInstrInfo *X = new MCInstrInfo();
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
219 InitX86MCInstrInfo(X);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
220 return X;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
221 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
222
|
95
|
223 static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {
|
|
224 unsigned RA = (TT.getArch() == Triple::x86_64)
|
|
225 ? X86::RIP // Should have dwarf #16.
|
|
226 : X86::EIP; // Should have dwarf #8.
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
227
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
228 MCRegisterInfo *X = new MCRegisterInfo();
|
95
|
229 InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),
|
|
230 X86_MC::getDwarfRegFlavour(TT, true), RA);
|
120
|
231 X86_MC::initLLVMToSEHAndCVRegMapping(X);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
232 return X;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
233 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
234
|
95
|
235 static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,
|
|
236 const Triple &TheTriple) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
237 bool is64Bit = TheTriple.getArch() == Triple::x86_64;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
238
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
239 MCAsmInfo *MAI;
|
77
|
240 if (TheTriple.isOSBinFormatMachO()) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
241 if (is64Bit)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
242 MAI = new X86_64MCAsmInfoDarwin(TheTriple);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
243 else
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
244 MAI = new X86MCAsmInfoDarwin(TheTriple);
|
77
|
245 } else if (TheTriple.isOSBinFormatELF()) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
246 // Force the use of an ELF container.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
247 MAI = new X86ELFMCAsmInfo(TheTriple);
|
95
|
248 } else if (TheTriple.isWindowsMSVCEnvironment() ||
|
|
249 TheTriple.isWindowsCoreCLREnvironment()) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
250 MAI = new X86MCAsmInfoMicrosoft(TheTriple);
|
77
|
251 } else if (TheTriple.isOSCygMing() ||
|
|
252 TheTriple.isWindowsItaniumEnvironment()) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
253 MAI = new X86MCAsmInfoGNUCOFF(TheTriple);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
254 } else {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
255 // The default is ELF.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
256 MAI = new X86ELFMCAsmInfo(TheTriple);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
257 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
258
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
259 // Initialize initial frame state.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
260 // Calculate amount of bytes used for return address storing
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
261 int stackGrowth = is64Bit ? -8 : -4;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
262
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
263 // Initial state of the frame pointer is esp+stackGrowth.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
264 unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
265 MCCFIInstruction Inst = MCCFIInstruction::createDefCfa(
|
77
|
266 nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
267 MAI->addInitialFrameState(Inst);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
268
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
269 // Add return address to move list
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
270 unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
271 MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(
|
77
|
272 nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
273 MAI->addInitialFrameState(Inst2);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
274
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
275 return MAI;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
276 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
277
|
95
|
278 static MCInstPrinter *createX86MCInstPrinter(const Triple &T,
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
279 unsigned SyntaxVariant,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
280 const MCAsmInfo &MAI,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
281 const MCInstrInfo &MII,
|
95
|
282 const MCRegisterInfo &MRI) {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
283 if (SyntaxVariant == 0)
|
95
|
284 return new X86ATTInstPrinter(MAI, MII, MRI);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
285 if (SyntaxVariant == 1)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
286 return new X86IntelInstPrinter(MAI, MII, MRI);
|
77
|
287 return nullptr;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
288 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
289
|
95
|
290 static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
291 MCContext &Ctx) {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
292 // Default to the stock relocation info.
|
95
|
293 return llvm::createMCRelocationInfo(TheTriple, Ctx);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
294 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
295
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
296 static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
297 return new MCInstrAnalysis(Info);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
298 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
299
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
300 // Force static initialization.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
301 extern "C" void LLVMInitializeX86TargetMC() {
|
120
|
302 for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {
|
95
|
303 // Register the MC asm info.
|
|
304 RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
305
|
95
|
306 // Register the MC instruction info.
|
|
307 TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);
|
|
308
|
|
309 // Register the MC register info.
|
|
310 TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
311
|
95
|
312 // Register the MC subtarget info.
|
|
313 TargetRegistry::RegisterMCSubtargetInfo(*T,
|
|
314 X86_MC::createX86MCSubtargetInfo);
|
|
315
|
|
316 // Register the MC instruction analyzer.
|
|
317 TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);
|
|
318
|
|
319 // Register the code emitter.
|
|
320 TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
321
|
121
|
322 // Register the obj target streamer.
|
|
323 TargetRegistry::RegisterObjectTargetStreamer(*T,
|
|
324 createX86ObjectTargetStreamer);
|
|
325
|
|
326 // Register the asm target streamer.
|
|
327 TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);
|
|
328
|
95
|
329 TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
330
|
95
|
331 // Register the MCInstPrinter.
|
|
332 TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);
|
|
333
|
|
334 // Register the MC relocation info.
|
|
335 TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);
|
|
336 }
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
337
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
338 // Register the asm backend.
|
120
|
339 TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
340 createX86_32AsmBackend);
|
120
|
341 TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
342 createX86_64AsmBackend);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
343 }
|
100
|
344
|
|
345 unsigned llvm::getX86SubSuperRegisterOrZero(unsigned Reg, unsigned Size,
|
|
346 bool High) {
|
|
347 switch (Size) {
|
|
348 default: return 0;
|
|
349 case 8:
|
|
350 if (High) {
|
|
351 switch (Reg) {
|
|
352 default: return getX86SubSuperRegisterOrZero(Reg, 64);
|
|
353 case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:
|
|
354 return X86::SI;
|
|
355 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:
|
|
356 return X86::DI;
|
|
357 case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:
|
|
358 return X86::BP;
|
|
359 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
|
|
360 return X86::SP;
|
|
361 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:
|
|
362 return X86::AH;
|
|
363 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:
|
|
364 return X86::DH;
|
|
365 case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:
|
|
366 return X86::CH;
|
|
367 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:
|
|
368 return X86::BH;
|
|
369 }
|
|
370 } else {
|
|
371 switch (Reg) {
|
|
372 default: return 0;
|
|
373 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:
|
|
374 return X86::AL;
|
|
375 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:
|
|
376 return X86::DL;
|
|
377 case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:
|
|
378 return X86::CL;
|
|
379 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:
|
|
380 return X86::BL;
|
|
381 case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:
|
|
382 return X86::SIL;
|
|
383 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:
|
|
384 return X86::DIL;
|
|
385 case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:
|
|
386 return X86::BPL;
|
|
387 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
|
|
388 return X86::SPL;
|
|
389 case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:
|
|
390 return X86::R8B;
|
|
391 case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:
|
|
392 return X86::R9B;
|
|
393 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:
|
|
394 return X86::R10B;
|
|
395 case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:
|
|
396 return X86::R11B;
|
|
397 case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:
|
|
398 return X86::R12B;
|
|
399 case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:
|
|
400 return X86::R13B;
|
|
401 case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:
|
|
402 return X86::R14B;
|
|
403 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:
|
|
404 return X86::R15B;
|
|
405 }
|
|
406 }
|
|
407 case 16:
|
|
408 switch (Reg) {
|
|
409 default: return 0;
|
|
410 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:
|
|
411 return X86::AX;
|
|
412 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:
|
|
413 return X86::DX;
|
|
414 case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:
|
|
415 return X86::CX;
|
|
416 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:
|
|
417 return X86::BX;
|
|
418 case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:
|
|
419 return X86::SI;
|
|
420 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:
|
|
421 return X86::DI;
|
|
422 case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:
|
|
423 return X86::BP;
|
|
424 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
|
|
425 return X86::SP;
|
|
426 case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:
|
|
427 return X86::R8W;
|
|
428 case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:
|
|
429 return X86::R9W;
|
|
430 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:
|
|
431 return X86::R10W;
|
|
432 case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:
|
|
433 return X86::R11W;
|
|
434 case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:
|
|
435 return X86::R12W;
|
|
436 case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:
|
|
437 return X86::R13W;
|
|
438 case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:
|
|
439 return X86::R14W;
|
|
440 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:
|
|
441 return X86::R15W;
|
|
442 }
|
|
443 case 32:
|
|
444 switch (Reg) {
|
|
445 default: return 0;
|
|
446 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:
|
|
447 return X86::EAX;
|
|
448 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:
|
|
449 return X86::EDX;
|
|
450 case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:
|
|
451 return X86::ECX;
|
|
452 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:
|
|
453 return X86::EBX;
|
|
454 case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:
|
|
455 return X86::ESI;
|
|
456 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:
|
|
457 return X86::EDI;
|
|
458 case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:
|
|
459 return X86::EBP;
|
|
460 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
|
|
461 return X86::ESP;
|
|
462 case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:
|
|
463 return X86::R8D;
|
|
464 case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:
|
|
465 return X86::R9D;
|
|
466 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:
|
|
467 return X86::R10D;
|
|
468 case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:
|
|
469 return X86::R11D;
|
|
470 case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:
|
|
471 return X86::R12D;
|
|
472 case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:
|
|
473 return X86::R13D;
|
|
474 case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:
|
|
475 return X86::R14D;
|
|
476 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:
|
|
477 return X86::R15D;
|
|
478 }
|
|
479 case 64:
|
|
480 switch (Reg) {
|
|
481 default: return 0;
|
|
482 case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:
|
|
483 return X86::RAX;
|
|
484 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:
|
|
485 return X86::RDX;
|
|
486 case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:
|
|
487 return X86::RCX;
|
|
488 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:
|
|
489 return X86::RBX;
|
|
490 case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:
|
|
491 return X86::RSI;
|
|
492 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:
|
|
493 return X86::RDI;
|
|
494 case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:
|
|
495 return X86::RBP;
|
|
496 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:
|
|
497 return X86::RSP;
|
|
498 case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:
|
|
499 return X86::R8;
|
|
500 case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:
|
|
501 return X86::R9;
|
|
502 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:
|
|
503 return X86::R10;
|
|
504 case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:
|
|
505 return X86::R11;
|
|
506 case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:
|
|
507 return X86::R12;
|
|
508 case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:
|
|
509 return X86::R13;
|
|
510 case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:
|
|
511 return X86::R14;
|
|
512 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:
|
|
513 return X86::R15;
|
|
514 }
|
|
515 }
|
|
516 }
|
|
517
|
|
518 unsigned llvm::getX86SubSuperRegister(unsigned Reg, unsigned Size, bool High) {
|
|
519 unsigned Res = getX86SubSuperRegisterOrZero(Reg, Size, High);
|
|
520 assert(Res != 0 && "Unexpected register or VT");
|
|
521 return Res;
|
|
522 }
|
|
523
|
|
524
|