annotate clang/lib/Headers/f16cintrin.h @ 176:de4ac79aef9d

...
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Mon, 25 May 2020 17:13:11 +0900
parents 1d019706d866
children c4bab56944e8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 /*===---- f16cintrin.h - F16C intrinsics -----------------------------------===
anatofuz
parents:
diff changeset
2 *
anatofuz
parents:
diff changeset
3 * Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
anatofuz
parents:
diff changeset
4 * See https://llvm.org/LICENSE.txt for license information.
anatofuz
parents:
diff changeset
5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
anatofuz
parents:
diff changeset
6 *
anatofuz
parents:
diff changeset
7 *===-----------------------------------------------------------------------===
anatofuz
parents:
diff changeset
8 */
anatofuz
parents:
diff changeset
9
anatofuz
parents:
diff changeset
10 #if !defined __IMMINTRIN_H
anatofuz
parents:
diff changeset
11 #error "Never use <f16cintrin.h> directly; include <immintrin.h> instead."
anatofuz
parents:
diff changeset
12 #endif
anatofuz
parents:
diff changeset
13
anatofuz
parents:
diff changeset
14 #ifndef __F16CINTRIN_H
anatofuz
parents:
diff changeset
15 #define __F16CINTRIN_H
anatofuz
parents:
diff changeset
16
anatofuz
parents:
diff changeset
17 /* Define the default attributes for the functions in this file. */
anatofuz
parents:
diff changeset
18 #define __DEFAULT_FN_ATTRS128 \
anatofuz
parents:
diff changeset
19 __attribute__((__always_inline__, __nodebug__, __target__("f16c"), __min_vector_width__(128)))
anatofuz
parents:
diff changeset
20 #define __DEFAULT_FN_ATTRS256 \
anatofuz
parents:
diff changeset
21 __attribute__((__always_inline__, __nodebug__, __target__("f16c"), __min_vector_width__(256)))
anatofuz
parents:
diff changeset
22
anatofuz
parents:
diff changeset
23 /* NOTE: Intel documents the 128-bit versions of these as being in emmintrin.h,
anatofuz
parents:
diff changeset
24 * but that's because icc can emulate these without f16c using a library call.
anatofuz
parents:
diff changeset
25 * Since we don't do that let's leave these in f16cintrin.h.
anatofuz
parents:
diff changeset
26 */
anatofuz
parents:
diff changeset
27
anatofuz
parents:
diff changeset
28 /// Converts a 16-bit half-precision float value into a 32-bit float
anatofuz
parents:
diff changeset
29 /// value.
anatofuz
parents:
diff changeset
30 ///
anatofuz
parents:
diff changeset
31 /// \headerfile <x86intrin.h>
anatofuz
parents:
diff changeset
32 ///
anatofuz
parents:
diff changeset
33 /// This intrinsic corresponds to the <c> VCVTPH2PS </c> instruction.
anatofuz
parents:
diff changeset
34 ///
anatofuz
parents:
diff changeset
35 /// \param __a
anatofuz
parents:
diff changeset
36 /// A 16-bit half-precision float value.
anatofuz
parents:
diff changeset
37 /// \returns The converted 32-bit float value.
anatofuz
parents:
diff changeset
38 static __inline float __DEFAULT_FN_ATTRS128
anatofuz
parents:
diff changeset
39 _cvtsh_ss(unsigned short __a)
anatofuz
parents:
diff changeset
40 {
anatofuz
parents:
diff changeset
41 __v8hi __v = {(short)__a, 0, 0, 0, 0, 0, 0, 0};
anatofuz
parents:
diff changeset
42 __v4sf __r = __builtin_ia32_vcvtph2ps(__v);
anatofuz
parents:
diff changeset
43 return __r[0];
anatofuz
parents:
diff changeset
44 }
anatofuz
parents:
diff changeset
45
anatofuz
parents:
diff changeset
46 /// Converts a 32-bit single-precision float value to a 16-bit
anatofuz
parents:
diff changeset
47 /// half-precision float value.
anatofuz
parents:
diff changeset
48 ///
anatofuz
parents:
diff changeset
49 /// \headerfile <x86intrin.h>
anatofuz
parents:
diff changeset
50 ///
anatofuz
parents:
diff changeset
51 /// \code
anatofuz
parents:
diff changeset
52 /// unsigned short _cvtss_sh(float a, const int imm);
anatofuz
parents:
diff changeset
53 /// \endcode
anatofuz
parents:
diff changeset
54 ///
anatofuz
parents:
diff changeset
55 /// This intrinsic corresponds to the <c> VCVTPS2PH </c> instruction.
anatofuz
parents:
diff changeset
56 ///
anatofuz
parents:
diff changeset
57 /// \param a
anatofuz
parents:
diff changeset
58 /// A 32-bit single-precision float value to be converted to a 16-bit
anatofuz
parents:
diff changeset
59 /// half-precision float value.
anatofuz
parents:
diff changeset
60 /// \param imm
anatofuz
parents:
diff changeset
61 /// An immediate value controlling rounding using bits [2:0]: \n
anatofuz
parents:
diff changeset
62 /// 000: Nearest \n
anatofuz
parents:
diff changeset
63 /// 001: Down \n
anatofuz
parents:
diff changeset
64 /// 010: Up \n
anatofuz
parents:
diff changeset
65 /// 011: Truncate \n
anatofuz
parents:
diff changeset
66 /// 1XX: Use MXCSR.RC for rounding
anatofuz
parents:
diff changeset
67 /// \returns The converted 16-bit half-precision float value.
anatofuz
parents:
diff changeset
68 #define _cvtss_sh(a, imm) \
anatofuz
parents:
diff changeset
69 (unsigned short)(((__v8hi)__builtin_ia32_vcvtps2ph((__v4sf){a, 0, 0, 0}, \
anatofuz
parents:
diff changeset
70 (imm)))[0])
anatofuz
parents:
diff changeset
71
anatofuz
parents:
diff changeset
72 /// Converts a 128-bit vector containing 32-bit float values into a
anatofuz
parents:
diff changeset
73 /// 128-bit vector containing 16-bit half-precision float values.
anatofuz
parents:
diff changeset
74 ///
anatofuz
parents:
diff changeset
75 /// \headerfile <x86intrin.h>
anatofuz
parents:
diff changeset
76 ///
anatofuz
parents:
diff changeset
77 /// \code
anatofuz
parents:
diff changeset
78 /// __m128i _mm_cvtps_ph(__m128 a, const int imm);
anatofuz
parents:
diff changeset
79 /// \endcode
anatofuz
parents:
diff changeset
80 ///
anatofuz
parents:
diff changeset
81 /// This intrinsic corresponds to the <c> VCVTPS2PH </c> instruction.
anatofuz
parents:
diff changeset
82 ///
anatofuz
parents:
diff changeset
83 /// \param a
anatofuz
parents:
diff changeset
84 /// A 128-bit vector containing 32-bit float values.
anatofuz
parents:
diff changeset
85 /// \param imm
anatofuz
parents:
diff changeset
86 /// An immediate value controlling rounding using bits [2:0]: \n
anatofuz
parents:
diff changeset
87 /// 000: Nearest \n
anatofuz
parents:
diff changeset
88 /// 001: Down \n
anatofuz
parents:
diff changeset
89 /// 010: Up \n
anatofuz
parents:
diff changeset
90 /// 011: Truncate \n
anatofuz
parents:
diff changeset
91 /// 1XX: Use MXCSR.RC for rounding
anatofuz
parents:
diff changeset
92 /// \returns A 128-bit vector containing converted 16-bit half-precision float
anatofuz
parents:
diff changeset
93 /// values. The lower 64 bits are used to store the converted 16-bit
anatofuz
parents:
diff changeset
94 /// half-precision floating-point values.
anatofuz
parents:
diff changeset
95 #define _mm_cvtps_ph(a, imm) \
anatofuz
parents:
diff changeset
96 (__m128i)__builtin_ia32_vcvtps2ph((__v4sf)(__m128)(a), (imm))
anatofuz
parents:
diff changeset
97
anatofuz
parents:
diff changeset
98 /// Converts a 128-bit vector containing 16-bit half-precision float
anatofuz
parents:
diff changeset
99 /// values into a 128-bit vector containing 32-bit float values.
anatofuz
parents:
diff changeset
100 ///
anatofuz
parents:
diff changeset
101 /// \headerfile <x86intrin.h>
anatofuz
parents:
diff changeset
102 ///
anatofuz
parents:
diff changeset
103 /// This intrinsic corresponds to the <c> VCVTPH2PS </c> instruction.
anatofuz
parents:
diff changeset
104 ///
anatofuz
parents:
diff changeset
105 /// \param __a
anatofuz
parents:
diff changeset
106 /// A 128-bit vector containing 16-bit half-precision float values. The lower
anatofuz
parents:
diff changeset
107 /// 64 bits are used in the conversion.
anatofuz
parents:
diff changeset
108 /// \returns A 128-bit vector of [4 x float] containing converted float values.
anatofuz
parents:
diff changeset
109 static __inline __m128 __DEFAULT_FN_ATTRS128
anatofuz
parents:
diff changeset
110 _mm_cvtph_ps(__m128i __a)
anatofuz
parents:
diff changeset
111 {
anatofuz
parents:
diff changeset
112 return (__m128)__builtin_ia32_vcvtph2ps((__v8hi)__a);
anatofuz
parents:
diff changeset
113 }
anatofuz
parents:
diff changeset
114
anatofuz
parents:
diff changeset
115 /// Converts a 256-bit vector of [8 x float] into a 128-bit vector
anatofuz
parents:
diff changeset
116 /// containing 16-bit half-precision float values.
anatofuz
parents:
diff changeset
117 ///
anatofuz
parents:
diff changeset
118 /// \headerfile <x86intrin.h>
anatofuz
parents:
diff changeset
119 ///
anatofuz
parents:
diff changeset
120 /// \code
anatofuz
parents:
diff changeset
121 /// __m128i _mm256_cvtps_ph(__m256 a, const int imm);
anatofuz
parents:
diff changeset
122 /// \endcode
anatofuz
parents:
diff changeset
123 ///
anatofuz
parents:
diff changeset
124 /// This intrinsic corresponds to the <c> VCVTPS2PH </c> instruction.
anatofuz
parents:
diff changeset
125 ///
anatofuz
parents:
diff changeset
126 /// \param a
anatofuz
parents:
diff changeset
127 /// A 256-bit vector containing 32-bit single-precision float values to be
anatofuz
parents:
diff changeset
128 /// converted to 16-bit half-precision float values.
anatofuz
parents:
diff changeset
129 /// \param imm
anatofuz
parents:
diff changeset
130 /// An immediate value controlling rounding using bits [2:0]: \n
anatofuz
parents:
diff changeset
131 /// 000: Nearest \n
anatofuz
parents:
diff changeset
132 /// 001: Down \n
anatofuz
parents:
diff changeset
133 /// 010: Up \n
anatofuz
parents:
diff changeset
134 /// 011: Truncate \n
anatofuz
parents:
diff changeset
135 /// 1XX: Use MXCSR.RC for rounding
anatofuz
parents:
diff changeset
136 /// \returns A 128-bit vector containing the converted 16-bit half-precision
anatofuz
parents:
diff changeset
137 /// float values.
anatofuz
parents:
diff changeset
138 #define _mm256_cvtps_ph(a, imm) \
anatofuz
parents:
diff changeset
139 (__m128i)__builtin_ia32_vcvtps2ph256((__v8sf)(__m256)(a), (imm))
anatofuz
parents:
diff changeset
140
anatofuz
parents:
diff changeset
141 /// Converts a 128-bit vector containing 16-bit half-precision float
anatofuz
parents:
diff changeset
142 /// values into a 256-bit vector of [8 x float].
anatofuz
parents:
diff changeset
143 ///
anatofuz
parents:
diff changeset
144 /// \headerfile <x86intrin.h>
anatofuz
parents:
diff changeset
145 ///
anatofuz
parents:
diff changeset
146 /// This intrinsic corresponds to the <c> VCVTPH2PS </c> instruction.
anatofuz
parents:
diff changeset
147 ///
anatofuz
parents:
diff changeset
148 /// \param __a
anatofuz
parents:
diff changeset
149 /// A 128-bit vector containing 16-bit half-precision float values to be
anatofuz
parents:
diff changeset
150 /// converted to 32-bit single-precision float values.
anatofuz
parents:
diff changeset
151 /// \returns A vector of [8 x float] containing the converted 32-bit
anatofuz
parents:
diff changeset
152 /// single-precision float values.
anatofuz
parents:
diff changeset
153 static __inline __m256 __DEFAULT_FN_ATTRS256
anatofuz
parents:
diff changeset
154 _mm256_cvtph_ps(__m128i __a)
anatofuz
parents:
diff changeset
155 {
anatofuz
parents:
diff changeset
156 return (__m256)__builtin_ia32_vcvtph2ps256((__v8hi)__a);
anatofuz
parents:
diff changeset
157 }
anatofuz
parents:
diff changeset
158
anatofuz
parents:
diff changeset
159 #undef __DEFAULT_FN_ATTRS128
anatofuz
parents:
diff changeset
160 #undef __DEFAULT_FN_ATTRS256
anatofuz
parents:
diff changeset
161
anatofuz
parents:
diff changeset
162 #endif /* __F16CINTRIN_H */