annotate llvm/docs/AMDGPU/gfx10_addr_mimg.rst @ 235:edfff9242030 cbc-llvm13

...
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Wed, 21 Jul 2021 11:30:30 +0900
parents 2e18cbf3894f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 ..
anatofuz
parents:
diff changeset
2 **************************************************
anatofuz
parents:
diff changeset
3 * *
anatofuz
parents:
diff changeset
4 * Automatically generated file, do not edit! *
anatofuz
parents:
diff changeset
5 * *
anatofuz
parents:
diff changeset
6 **************************************************
anatofuz
parents:
diff changeset
7
anatofuz
parents:
diff changeset
8 .. _amdgpu_synid10_addr_mimg:
anatofuz
parents:
diff changeset
9
anatofuz
parents:
diff changeset
10 vaddr
anatofuz
parents:
diff changeset
11 ===========================
anatofuz
parents:
diff changeset
12
anatofuz
parents:
diff changeset
13 Image address which includes from one to four dimensional coordinates and other data used to locate a position in the image.
anatofuz
parents:
diff changeset
14
anatofuz
parents:
diff changeset
15 This operand may be specified using either :ref:`standard VGPR syntax<amdgpu_synid_v>` or special :ref:`NSA VGPR syntax<amdgpu_synid_nsa>`.
anatofuz
parents:
diff changeset
16
anatofuz
parents:
diff changeset
17 *Size:* 1-13 dwords. Actual size depends on syntax, opcode, :ref:`dim<amdgpu_synid_dim>` and :ref:`a16<amdgpu_synid_a16>`.
anatofuz
parents:
diff changeset
18
anatofuz
parents:
diff changeset
19 * If specified using :ref:`NSA VGPR syntax<amdgpu_synid_nsa>`, the size is 1-13 dwords.
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
20 * If specified using :ref:`standard VGPR syntax<amdgpu_synid_v>`, the size is 1, 2, 3, 4, 8 or 16 dwords. Note that assembler currently supports a limited range of register sequences.
150
anatofuz
parents:
diff changeset
21
anatofuz
parents:
diff changeset
22
anatofuz
parents:
diff changeset
23 *Operands:* :ref:`v<amdgpu_synid_v>`