150
|
1 ..
|
|
2 **************************************************
|
|
3 * *
|
|
4 * Automatically generated file, do not edit! *
|
|
5 * *
|
|
6 **************************************************
|
|
7
|
|
8 .. _amdgpu_synid10_addr_mimg:
|
|
9
|
|
10 vaddr
|
|
11 ===========================
|
|
12
|
|
13 Image address which includes from one to four dimensional coordinates and other data used to locate a position in the image.
|
|
14
|
|
15 This operand may be specified using either :ref:`standard VGPR syntax<amdgpu_synid_v>` or special :ref:`NSA VGPR syntax<amdgpu_synid_nsa>`.
|
|
16
|
|
17 *Size:* 1-13 dwords. Actual size depends on syntax, opcode, :ref:`dim<amdgpu_synid_dim>` and :ref:`a16<amdgpu_synid_a16>`.
|
|
18
|
|
19 * If specified using :ref:`NSA VGPR syntax<amdgpu_synid_nsa>`, the size is 1-13 dwords.
|
207
|
20 * If specified using :ref:`standard VGPR syntax<amdgpu_synid_v>`, the size is 1, 2, 3, 4, 8 or 16 dwords. Note that assembler currently supports a limited range of register sequences.
|
150
|
21
|
|
22
|
|
23 *Operands:* :ref:`v<amdgpu_synid_v>`
|