annotate llvm/docs/AMDGPU/gfx7_offset_smem.rst @ 235:edfff9242030 cbc-llvm13

...
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Wed, 21 Jul 2021 11:30:30 +0900
parents 1d019706d866
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 ..
anatofuz
parents:
diff changeset
2 **************************************************
anatofuz
parents:
diff changeset
3 * *
anatofuz
parents:
diff changeset
4 * Automatically generated file, do not edit! *
anatofuz
parents:
diff changeset
5 * *
anatofuz
parents:
diff changeset
6 **************************************************
anatofuz
parents:
diff changeset
7
anatofuz
parents:
diff changeset
8 .. _amdgpu_synid7_offset_smem:
anatofuz
parents:
diff changeset
9
anatofuz
parents:
diff changeset
10 soffset
anatofuz
parents:
diff changeset
11 ===========================
anatofuz
parents:
diff changeset
12
anatofuz
parents:
diff changeset
13 An unsigned offset added to the base address to get memory address.
anatofuz
parents:
diff changeset
14
anatofuz
parents:
diff changeset
15 * If offset is specified as a register, it supplies an unsigned byte offset but 2 lsb's are ignored.
anatofuz
parents:
diff changeset
16 * If offset is specified as an :ref:`uimm32<amdgpu_synid_uimm32>`, it supplies a 32-bit unsigned byte offset but 2 lsb's are ignored.
anatofuz
parents:
diff changeset
17 * If offset is specified as an :ref:`uimm8<amdgpu_synid_uimm8>`, it supplies an 8-bit unsigned dword offset.
anatofuz
parents:
diff changeset
18
anatofuz
parents:
diff changeset
19 *Size:* 1 dword.
anatofuz
parents:
diff changeset
20
anatofuz
parents:
diff changeset
21 *Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`flat_scratch<amdgpu_synid_flat_scratch>`, :ref:`vcc<amdgpu_synid_vcc>`, :ref:`trap<amdgpu_synid_trap>`, :ref:`uimm8<amdgpu_synid_uimm8>`, :ref:`uimm32<amdgpu_synid_uimm32>`