annotate llvm/test/CodeGen/AMDGPU/llvm.log.f16.ll @ 206:f17a3b42b08b

Added tag before-12 for changeset b7591485f4cd
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Mon, 07 Jun 2021 21:25:57 +0900
parents 1d019706d866
children 2e18cbf3894f
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tahiti -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=SIVI -check-prefix=FUNC %s
anatofuz
parents:
diff changeset
2 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=fiji -verify-machineinstrs < %s | FileCheck -check-prefix=VI -check-prefix=SIVI -check-prefix=VIGFX9 -check-prefix=FUNC %s
anatofuz
parents:
diff changeset
3 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -check-prefix=GFX9 -check-prefix=VIGFX9 -check-prefix=FUNC %s
anatofuz
parents:
diff changeset
4
anatofuz
parents:
diff changeset
5 declare half @llvm.log.f16(half %a)
anatofuz
parents:
diff changeset
6 declare <2 x half> @llvm.log.v2f16(<2 x half> %a)
anatofuz
parents:
diff changeset
7
anatofuz
parents:
diff changeset
8 ; FUNC-LABEL: {{^}}log_f16
anatofuz
parents:
diff changeset
9 ; SI: buffer_load_ushort v[[A_F16_0:[0-9]+]]
anatofuz
parents:
diff changeset
10 ; VI: flat_load_ushort v[[A_F16_0:[0-9]+]]
anatofuz
parents:
diff changeset
11 ; GFX9: global_load_ushort v[[A_F16_0:[0-9]+]]
anatofuz
parents:
diff changeset
12 ; SI: v_cvt_f32_f16_e32 v[[A_F32_0:[0-9]+]], v[[A_F16_0]]
anatofuz
parents:
diff changeset
13 ; SI: v_log_f32_e32 v[[R_F32_0:[0-9]+]], v[[A_F32_0]]
anatofuz
parents:
diff changeset
14 ; SI: v_mul_f32_e32 v[[R_F32_1:[0-9]+]], 0x3f317218, v[[R_F32_0]]
anatofuz
parents:
diff changeset
15 ; SI: v_cvt_f16_f32_e32 v[[R_F16_0:[0-9]+]], v[[R_F32_1]]
anatofuz
parents:
diff changeset
16 ; VIGFX9: v_log_f16_e32 v[[R_F16_0:[0-9]+]], v[[A_F16_0]]
anatofuz
parents:
diff changeset
17 ; VIGFX9: v_mul_f16_e32 v[[R_F16_0]], 0x398c, v[[R_F16_0]]
anatofuz
parents:
diff changeset
18 ; SI: buffer_store_short v[[R_F16_0]], v{{\[[0-9]+:[0-9]+\]}}
anatofuz
parents:
diff changeset
19 ; VI: flat_store_short v{{\[[0-9]+:[0-9]+\]}}, v[[R_F16_0]]
anatofuz
parents:
diff changeset
20 ; GFX9: global_store_short v{{\[[0-9]+:[0-9]+\]}}, v[[R_F16_0]]
anatofuz
parents:
diff changeset
21 define void @log_f16(
anatofuz
parents:
diff changeset
22 half addrspace(1)* %r,
anatofuz
parents:
diff changeset
23 half addrspace(1)* %a) {
anatofuz
parents:
diff changeset
24 entry:
anatofuz
parents:
diff changeset
25 %a.val = load half, half addrspace(1)* %a
anatofuz
parents:
diff changeset
26 %r.val = call half @llvm.log.f16(half %a.val)
anatofuz
parents:
diff changeset
27 store half %r.val, half addrspace(1)* %r
anatofuz
parents:
diff changeset
28 ret void
anatofuz
parents:
diff changeset
29 }
anatofuz
parents:
diff changeset
30
anatofuz
parents:
diff changeset
31 ; FUNC-LABEL: {{^}}log_v2f16
anatofuz
parents:
diff changeset
32 ; SI: buffer_load_dword v[[A_F16_0:[0-9]+]]
anatofuz
parents:
diff changeset
33 ; VI: flat_load_dword v[[A_F16_0:[0-9]+]]
anatofuz
parents:
diff changeset
34 ; GFX9: global_load_dword v[[A_F16_0:[0-9]+]]
anatofuz
parents:
diff changeset
35 ; SI: s_mov_b32 [[A_F32_2:s[0-9]+]], 0x3f317218
anatofuz
parents:
diff changeset
36 ; VIGFX9: s_movk_i32 [[A_F32_2:s[0-9]+]], 0x398c
anatofuz
parents:
diff changeset
37 ; VI: v_mov_b32_e32 [[A_F32_2_V:v[0-9]+]], [[A_F32_2]]
anatofuz
parents:
diff changeset
38 ; SI: v_lshrrev_b32_e32 v[[A_F16_1:[0-9]+]], 16, v[[A_F16_0]]
anatofuz
parents:
diff changeset
39 ; SI: v_cvt_f32_f16_e32 v[[A_F32_0:[0-9]+]], v[[A_F16_1]]
anatofuz
parents:
diff changeset
40 ; SI: v_cvt_f32_f16_e32 v[[A_F32_1:[0-9]+]], v[[A_F16_0]]
anatofuz
parents:
diff changeset
41 ; SI: v_log_f32_e32 v[[R_F32_0:[0-9]+]], v[[A_F32_0]]
anatofuz
parents:
diff changeset
42 ; SI: v_log_f32_e32 v[[R_F32_1:[0-9]+]], v[[A_F32_1]]
anatofuz
parents:
diff changeset
43 ; SI: v_mul_f32_e32 v[[R_F32_5:[0-9]+]], [[A_F32_2]], v[[R_F32_0]]
anatofuz
parents:
diff changeset
44 ; SI: v_cvt_f16_f32_e32 v[[R_F16_0:[0-9]+]], v[[R_F32_5]]
anatofuz
parents:
diff changeset
45 ; SI: v_mul_f32_e32 v[[R_F32_6:[0-9]+]], [[A_F32_2]], v[[R_F32_1]]
anatofuz
parents:
diff changeset
46 ; SI: v_cvt_f16_f32_e32 v[[R_F16_1:[0-9]+]], v[[R_F32_6]]
anatofuz
parents:
diff changeset
47 ; GFX9: v_log_f16_e32 v[[R_F16_2:[0-9]+]], v[[A_F16_0]]
anatofuz
parents:
diff changeset
48 ; VIGFX9: v_log_f16_sdwa v[[R_F16_1:[0-9]+]], v[[A_F16_0]] dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1
anatofuz
parents:
diff changeset
49 ; VI: v_log_f16_e32 v[[R_F16_0:[0-9]+]], v[[A_F16_0]]
anatofuz
parents:
diff changeset
50 ; VI: v_mul_f16_sdwa v[[R_F16_2:[0-9]+]], v[[R_F16_1]], [[A_F32_2_V]] dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
anatofuz
parents:
diff changeset
51 ; GFX9: v_mul_f16_e32 v[[R_F32_3:[0-9]+]], [[A_F32_2]], v[[R_F16_2]]
anatofuz
parents:
diff changeset
52 ; VIGFX9: v_mul_f16_e32 v[[R_F32_2:[0-9]+]], [[A_F32_2]], v[[R_F16_0]]
anatofuz
parents:
diff changeset
53 ; SI: v_lshlrev_b32_e32 v[[R_F16_HI:[0-9]+]], 16, v[[R_F16_0]]
anatofuz
parents:
diff changeset
54 ; SI-NOT: v_and_b32_e32
anatofuz
parents:
diff changeset
55 ; SI: v_or_b32_e32 v[[R_F32_5:[0-9]+]], v[[R_F16_1]], v[[R_F16_0]]
anatofuz
parents:
diff changeset
56 ; VI-NOT: v_and_b32_e32
anatofuz
parents:
diff changeset
57 ; VI: v_or_b32_e32 v[[R_F32_5:[0-9]+]], v[[R_F16_0]], v[[R_F16_2]]
anatofuz
parents:
diff changeset
58 ; GFX9: v_and_b32_e32 v[[R_F32_4:[0-9]+]], 0xffff, v[[R_F32_3]]
anatofuz
parents:
diff changeset
59 ; GFX9: v_lshl_or_b32 v[[R_F32_5:[0-9]+]], v[[R_F32_2]], 16, v[[R_F32_4]]
anatofuz
parents:
diff changeset
60 ; SI: buffer_store_dword v[[R_F32_5]]
anatofuz
parents:
diff changeset
61 ; VI: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, v[[R_F32_5]]
anatofuz
parents:
diff changeset
62 ; GFX9: global_store_dword v{{\[[0-9]+:[0-9]+\]}}, v[[R_F32_5]]
anatofuz
parents:
diff changeset
63 define void @log_v2f16(
anatofuz
parents:
diff changeset
64 <2 x half> addrspace(1)* %r,
anatofuz
parents:
diff changeset
65 <2 x half> addrspace(1)* %a) {
anatofuz
parents:
diff changeset
66 entry:
anatofuz
parents:
diff changeset
67 %a.val = load <2 x half>, <2 x half> addrspace(1)* %a
anatofuz
parents:
diff changeset
68 %r.val = call <2 x half> @llvm.log.v2f16(<2 x half> %a.val)
anatofuz
parents:
diff changeset
69 store <2 x half> %r.val, <2 x half> addrspace(1)* %r
anatofuz
parents:
diff changeset
70 ret void
anatofuz
parents:
diff changeset
71 }