annotate llvm/test/CodeGen/AMDGPU/mixed-wave32-wave64.ll @ 266:00f31e85ec16 default tip

Added tag current for changeset 31d058e83c98
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sat, 14 Oct 2023 10:13:55 +0900
parents 2e18cbf3894f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
1 ; RUN: llc -mtriple=amdgcn--amdpal -mcpu=gfx1010 -verify-machineinstrs -simplifycfg-require-and-preserve-domtree=1 < %s | FileCheck --check-prefix=GCN %s
150
anatofuz
parents:
diff changeset
2
anatofuz
parents:
diff changeset
3 ; GCN-LABEL: _amdgpu_hs_main:
anatofuz
parents:
diff changeset
4
anatofuz
parents:
diff changeset
5 define amdgpu_hs void @_amdgpu_hs_main() #0 {
anatofuz
parents:
diff changeset
6 .entry:
anatofuz
parents:
diff changeset
7 ret void
anatofuz
parents:
diff changeset
8 }
anatofuz
parents:
diff changeset
9
anatofuz
parents:
diff changeset
10 ; GCN-LABEL: _amdgpu_ps_main:
anatofuz
parents:
diff changeset
11 ; GCN: s_and_saveexec_b64
anatofuz
parents:
diff changeset
12
anatofuz
parents:
diff changeset
13 define amdgpu_ps void @_amdgpu_ps_main(i32 %arg) local_unnamed_addr #1 {
anatofuz
parents:
diff changeset
14 .entry:
anatofuz
parents:
diff changeset
15 %tmp = tail call float @llvm.amdgcn.interp.p2(float undef, float undef, i32 1, i32 0, i32 %arg) #2
anatofuz
parents:
diff changeset
16 %tmp1 = tail call float @llvm.amdgcn.image.sample.2d.f32.f32(i32 1, float undef, float %tmp, <8 x i32> undef, <4 x i32> undef, i1 false, i32 0, i32 0)
anatofuz
parents:
diff changeset
17 %tmp2 = fcmp olt float %tmp1, 5.000000e-01
anatofuz
parents:
diff changeset
18 br i1 %tmp2, label %bb, label %l
anatofuz
parents:
diff changeset
19
anatofuz
parents:
diff changeset
20 bb: ; preds = %.entry
anatofuz
parents:
diff changeset
21 unreachable
anatofuz
parents:
diff changeset
22
anatofuz
parents:
diff changeset
23 l: ; preds = %.entry
anatofuz
parents:
diff changeset
24 ret void
anatofuz
parents:
diff changeset
25 }
anatofuz
parents:
diff changeset
26
anatofuz
parents:
diff changeset
27 ; GCN-LABEL: _amdgpu_gs_main:
anatofuz
parents:
diff changeset
28
anatofuz
parents:
diff changeset
29 define amdgpu_gs void @_amdgpu_gs_main() #4 {
anatofuz
parents:
diff changeset
30 .entry:
anatofuz
parents:
diff changeset
31 ret void
anatofuz
parents:
diff changeset
32 }
anatofuz
parents:
diff changeset
33
anatofuz
parents:
diff changeset
34 declare float @llvm.amdgcn.interp.p2(float, float, i32, i32, i32) #2
anatofuz
parents:
diff changeset
35 declare float @llvm.amdgcn.image.sample.2d.f32.f32(i32, float, float, <8 x i32>, <4 x i32>, i1, i32, i32) #3
anatofuz
parents:
diff changeset
36
anatofuz
parents:
diff changeset
37 attributes #0 = { "amdgpu-max-work-group-size"="128" "target-features"=",+wavefrontsize32" }
anatofuz
parents:
diff changeset
38 attributes #1 = { "target-features"=",+wavefrontsize64" }
anatofuz
parents:
diff changeset
39 attributes #2 = { nounwind readnone speculatable }
anatofuz
parents:
diff changeset
40 attributes #3 = { nounwind readonly }
anatofuz
parents:
diff changeset
41 attributes #4 = { "target-features"=",+wavefrontsize32" }