annotate llvm/test/TableGen/GlobalISelEmitter-SDNodeXForm-timm.td @ 266:00f31e85ec16 default tip

Added tag current for changeset 31d058e83c98
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sat, 14 Oct 2023 10:13:55 +0900
parents 2e18cbf3894f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 // RUN: llvm-tblgen -gen-global-isel -warn-on-skipped-patterns -optimize-match-table=false -I %p/../../include -I %p/Common %s -o - | FileCheck -check-prefix=GISEL %s
anatofuz
parents:
diff changeset
2
anatofuz
parents:
diff changeset
3 include "llvm/Target/Target.td"
anatofuz
parents:
diff changeset
4 include "GlobalISelEmitterCommon.td"
anatofuz
parents:
diff changeset
5
anatofuz
parents:
diff changeset
6 def shiftl_1 : SDNodeXForm<timm, [{
anatofuz
parents:
diff changeset
7 return CurDAG->getTargetConstant(N->getZExtValue() << 1, SDLoc(N), MVT::i32);
anatofuz
parents:
diff changeset
8 }]>;
anatofuz
parents:
diff changeset
9
anatofuz
parents:
diff changeset
10 def gi_shiftl_1 : GICustomOperandRenderer<"renderShiftImml1">,
anatofuz
parents:
diff changeset
11 GISDNodeXFormEquiv<shiftl_1>;
anatofuz
parents:
diff changeset
12
anatofuz
parents:
diff changeset
13
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
14 def int_mytarget_sleep : Intrinsic<[], [llvm_i32_ty], [ImmArg<ArgIndex<0>>]>;
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
15 def int_mytarget_foo : Intrinsic<[llvm_i32_ty], [llvm_i32_ty, llvm_i32_ty], [ImmArg<ArgIndex<1>>, IntrNoMem]>;
150
anatofuz
parents:
diff changeset
16
anatofuz
parents:
diff changeset
17
anatofuz
parents:
diff changeset
18 def SLEEP : I<(outs), (ins i32imm:$src0), []>;
anatofuz
parents:
diff changeset
19 def FOO : I<(outs GPR32:$dst), (ins GPR32:$src0, i32imm:$src1), []>;
anatofuz
parents:
diff changeset
20
anatofuz
parents:
diff changeset
21 // GISEL: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
anatofuz
parents:
diff changeset
22 // GISEL: GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::mytarget_foo,
anatofuz
parents:
diff changeset
23 // GISEL: GIM_CheckIsImm, /*MI*/0, /*Op*/3,
anatofuz
parents:
diff changeset
24 // GISEL: GIR_CustomOperandRenderer, /*InsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, /*OperandRenderer*/GICR_renderShiftImml1, // src1
anatofuz
parents:
diff changeset
25 def : Pat<
anatofuz
parents:
diff changeset
26 (int_mytarget_foo i32:$src0, (i32 timm:$src1)),
anatofuz
parents:
diff changeset
27 (FOO GPR32:$src0, (shiftl_1 $src1))
anatofuz
parents:
diff changeset
28 >;
anatofuz
parents:
diff changeset
29
anatofuz
parents:
diff changeset
30 // GISEL: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS,
anatofuz
parents:
diff changeset
31 // GISEL: GIM_CheckIntrinsicID, /*MI*/0, /*Op*/0, Intrinsic::mytarget_sleep,
anatofuz
parents:
diff changeset
32 // GISEL: GIM_CheckIsImm, /*MI*/0, /*Op*/1,
anatofuz
parents:
diff changeset
33 // GISEL: GIR_CustomOperandRenderer, /*InsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, /*OperandRenderer*/GICR_renderShiftImml1, // src0
anatofuz
parents:
diff changeset
34 def : Pat<
anatofuz
parents:
diff changeset
35 (int_mytarget_sleep (i32 timm:$src0)),
anatofuz
parents:
diff changeset
36 (SLEEP (shiftl_1 $src0))
anatofuz
parents:
diff changeset
37 >;