annotate llvm/test/TableGen/address-space-patfrags.td @ 266:00f31e85ec16 default tip

Added tag current for changeset 31d058e83c98
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sat, 14 Oct 2023 10:13:55 +0900
parents c4bab56944e8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 // RUN: llvm-tblgen -gen-dag-isel -I %p/../../include %s 2>&1 | FileCheck -check-prefix=SDAG %s
anatofuz
parents:
diff changeset
2 // RUN: llvm-tblgen -gen-global-isel -optimize-match-table=false -I %p/../../include %s -o - < %s | FileCheck -check-prefix=GISEL %s
anatofuz
parents:
diff changeset
3
anatofuz
parents:
diff changeset
4 include "llvm/Target/Target.td"
anatofuz
parents:
diff changeset
5
anatofuz
parents:
diff changeset
6 def TestTargetInstrInfo : InstrInfo;
anatofuz
parents:
diff changeset
7
anatofuz
parents:
diff changeset
8
anatofuz
parents:
diff changeset
9 def TestTarget : Target {
anatofuz
parents:
diff changeset
10 let InstructionSet = TestTargetInstrInfo;
anatofuz
parents:
diff changeset
11 }
anatofuz
parents:
diff changeset
12
anatofuz
parents:
diff changeset
13 def R0 : Register<"r0"> { let Namespace = "MyTarget"; }
anatofuz
parents:
diff changeset
14 def GPR32 : RegisterClass<"MyTarget", [i32], 32, (add R0)>;
anatofuz
parents:
diff changeset
15
anatofuz
parents:
diff changeset
16
anatofuz
parents:
diff changeset
17 // With one address space
anatofuz
parents:
diff changeset
18 def pat_frag_a : PatFrag <(ops node:$ptr), (load node:$ptr), [{}]> {
anatofuz
parents:
diff changeset
19 let IsLoad = 1; // FIXME: Can this be inferred?
anatofuz
parents:
diff changeset
20 let MinAlignment = 2;
anatofuz
parents:
diff changeset
21 }
anatofuz
parents:
diff changeset
22
anatofuz
parents:
diff changeset
23 // With multiple address spaces
anatofuz
parents:
diff changeset
24 def pat_frag_b : PatFrag <(ops node:$ptr), (load node:$ptr), [{}]> {
anatofuz
parents:
diff changeset
25 let AddressSpaces = [ 123, 455 ];
anatofuz
parents:
diff changeset
26 let IsLoad = 1; // FIXME: Can this be inferred?
anatofuz
parents:
diff changeset
27 }
anatofuz
parents:
diff changeset
28
anatofuz
parents:
diff changeset
29 def inst_a : Instruction {
anatofuz
parents:
diff changeset
30 let OutOperandList = (outs GPR32:$dst);
anatofuz
parents:
diff changeset
31 let InOperandList = (ins GPR32:$src);
anatofuz
parents:
diff changeset
32 }
anatofuz
parents:
diff changeset
33
anatofuz
parents:
diff changeset
34 def inst_b : Instruction {
anatofuz
parents:
diff changeset
35 let OutOperandList = (outs GPR32:$dst);
anatofuz
parents:
diff changeset
36 let InOperandList = (ins GPR32:$src);
anatofuz
parents:
diff changeset
37 }
anatofuz
parents:
diff changeset
38
anatofuz
parents:
diff changeset
39 def inst_c : Instruction {
anatofuz
parents:
diff changeset
40 let OutOperandList = (outs);
anatofuz
parents:
diff changeset
41 let InOperandList = (ins GPR32:$src0, GPR32:$src1);
anatofuz
parents:
diff changeset
42 }
anatofuz
parents:
diff changeset
43
anatofuz
parents:
diff changeset
44 def inst_d : Instruction {
anatofuz
parents:
diff changeset
45 let OutOperandList = (outs);
anatofuz
parents:
diff changeset
46 let InOperandList = (ins GPR32:$src0, GPR32:$src1);
anatofuz
parents:
diff changeset
47 }
anatofuz
parents:
diff changeset
48
anatofuz
parents:
diff changeset
49 // SDAG: case 2: {
anatofuz
parents:
diff changeset
50 // SDAG-NEXT: // Predicate_pat_frag_b
236
c4bab56944e8 LLVM 16
kono
parents: 173
diff changeset
51 // SDAG-NEXT: // Predicate_truncstorei16_addrspace
150
anatofuz
parents:
diff changeset
52 // SDAG-NEXT: SDNode *N = Node;
anatofuz
parents:
diff changeset
53 // SDAG-NEXT: (void)N;
anatofuz
parents:
diff changeset
54 // SDAG-NEXT: unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
anatofuz
parents:
diff changeset
55 // SDAG-NEXT: if (AddrSpace != 123 && AddrSpace != 455)
anatofuz
parents:
diff changeset
56 // SDAG-NEXT: return false;
anatofuz
parents:
diff changeset
57 // SDAG-NEXT: return true;
anatofuz
parents:
diff changeset
58
anatofuz
parents:
diff changeset
59
anatofuz
parents:
diff changeset
60 // GISEL: GIM_Try, /*On fail goto*//*Label 0*/ {{[0-9]+}}, // Rule ID 0 //
anatofuz
parents:
diff changeset
61 // GISEL-NEXT: GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
anatofuz
parents:
diff changeset
62 // GISEL-NEXT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LOAD,
anatofuz
parents:
diff changeset
63 // GISEL-NEXT: GIM_CheckMemorySizeEqualToLLT, /*MI*/0, /*MMO*/0, /*OpIdx*/0,
anatofuz
parents:
diff changeset
64 // GISEL-NEXT: GIM_CheckMemoryAddressSpace, /*MI*/0, /*MMO*/0, /*NumAddrSpace*/2, /*AddrSpace*/123, /*AddrSpace*/455,
anatofuz
parents:
diff changeset
65 // GISEL-NEXT: GIM_CheckAtomicOrdering, /*MI*/0, /*Order*/(int64_t)AtomicOrdering::NotAtomic,
anatofuz
parents:
diff changeset
66 def : Pat <
anatofuz
parents:
diff changeset
67 (pat_frag_b GPR32:$src),
anatofuz
parents:
diff changeset
68 (inst_b GPR32:$src)
anatofuz
parents:
diff changeset
69 >;
anatofuz
parents:
diff changeset
70
anatofuz
parents:
diff changeset
71
anatofuz
parents:
diff changeset
72 // SDAG: case 3: {
anatofuz
parents:
diff changeset
73 // SDAG: // Predicate_pat_frag_a
anatofuz
parents:
diff changeset
74 // SDAG-NEXT: SDNode *N = Node;
anatofuz
parents:
diff changeset
75 // SDAG-NEXT: (void)N;
173
0572611fdcc8 reorgnization done
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
76 // SDAG-NEXT: if (cast<MemSDNode>(N)->getAlign() < Align(2))
150
anatofuz
parents:
diff changeset
77 // SDAG-NEXT: return false;
anatofuz
parents:
diff changeset
78 // SDAG-NEXT: return true;
anatofuz
parents:
diff changeset
79
anatofuz
parents:
diff changeset
80 // GISEL: GIM_Try, /*On fail goto*//*Label 1*/ {{[0-9]+}}, // Rule ID 1 //
anatofuz
parents:
diff changeset
81 // GISEL-NEXT: GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
anatofuz
parents:
diff changeset
82 // GISEL-NEXT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LOAD,
anatofuz
parents:
diff changeset
83 // GISEL-NEXT: GIM_CheckMemorySizeEqualToLLT, /*MI*/0, /*MMO*/0, /*OpIdx*/0,
anatofuz
parents:
diff changeset
84 // GISEL-NEXT: GIM_CheckMemoryAlignment, /*MI*/0, /*MMO*/0, /*MinAlign*/2,
anatofuz
parents:
diff changeset
85 // GISEL-NEXT: GIM_CheckAtomicOrdering, /*MI*/0, /*Order*/(int64_t)AtomicOrdering::NotAtomic,
anatofuz
parents:
diff changeset
86 def : Pat <
anatofuz
parents:
diff changeset
87 (pat_frag_a GPR32:$src),
anatofuz
parents:
diff changeset
88 (inst_a GPR32:$src)
anatofuz
parents:
diff changeset
89 >;
anatofuz
parents:
diff changeset
90
anatofuz
parents:
diff changeset
91
anatofuz
parents:
diff changeset
92 def truncstorei16_addrspace : PatFrag<(ops node:$val, node:$ptr),
236
c4bab56944e8 LLVM 16
kono
parents: 173
diff changeset
93 (truncstorei16 node:$val, node:$ptr)> {
150
anatofuz
parents:
diff changeset
94 let IsStore = 1;
anatofuz
parents:
diff changeset
95 let AddressSpaces = [ 123, 455 ];
anatofuz
parents:
diff changeset
96 }
anatofuz
parents:
diff changeset
97
anatofuz
parents:
diff changeset
98 // Test truncstore without a specific MemoryVT
anatofuz
parents:
diff changeset
99 // GISEL: GIM_Try, /*On fail goto*//*Label 2*/ {{[0-9]+}}, // Rule ID 2 //
anatofuz
parents:
diff changeset
100 // GISEL-NEXT: GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
anatofuz
parents:
diff changeset
101 // GISEL-NEXT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_STORE,
anatofuz
parents:
diff changeset
102 // GISEL-NEXT: GIM_CheckMemorySizeLessThanLLT, /*MI*/0, /*MMO*/0, /*OpIdx*/0,
anatofuz
parents:
diff changeset
103 // GISEL-NEXT: GIM_CheckAtomicOrdering, /*MI*/0, /*Order*/(int64_t)AtomicOrdering::NotAtomic,
anatofuz
parents:
diff changeset
104 // GISEL-NEXT: // MIs[0] src0
anatofuz
parents:
diff changeset
105 // GISEL-NEXT: GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
anatofuz
parents:
diff changeset
106 def : Pat <
anatofuz
parents:
diff changeset
107 (truncstore GPR32:$src0, GPR32:$src1),
anatofuz
parents:
diff changeset
108 (inst_c GPR32:$src0, GPR32:$src1)
anatofuz
parents:
diff changeset
109 >;
anatofuz
parents:
diff changeset
110
anatofuz
parents:
diff changeset
111 // Test non-truncstore has a size equal to LLT check.
anatofuz
parents:
diff changeset
112 // GISEL: GIM_Try, /*On fail goto*//*Label 3*/ {{[0-9]+}}, // Rule ID 3 //
anatofuz
parents:
diff changeset
113 // GISEL-NEXT: GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
anatofuz
parents:
diff changeset
114 // GISEL-NEXT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_STORE,
anatofuz
parents:
diff changeset
115 // GISEL-NEXT: GIM_CheckMemorySizeEqualToLLT, /*MI*/0, /*MMO*/0, /*OpIdx*/0,
anatofuz
parents:
diff changeset
116 def : Pat <
anatofuz
parents:
diff changeset
117 (store GPR32:$src0, GPR32:$src1),
anatofuz
parents:
diff changeset
118 (inst_d GPR32:$src0, GPR32:$src1)
anatofuz
parents:
diff changeset
119 >;
anatofuz
parents:
diff changeset
120
anatofuz
parents:
diff changeset
121 // Test truncstore with specific MemoryVT
anatofuz
parents:
diff changeset
122 // GISEL: GIM_Try, /*On fail goto*//*Label 4*/ {{[0-9]+}}, // Rule ID 4 //
anatofuz
parents:
diff changeset
123 // GISEL-NEXT: GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
anatofuz
parents:
diff changeset
124 // GISEL-NEXT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_STORE,
anatofuz
parents:
diff changeset
125 // GISEL-NEXT: GIM_CheckMemorySizeLessThanLLT, /*MI*/0, /*MMO*/0, /*OpIdx*/0,
236
c4bab56944e8 LLVM 16
kono
parents: 173
diff changeset
126 // GISEL-NEXT: GIM_CheckMemorySizeEqualTo, /*MI*/0, /*MMO*/0, /*Size*/2,
150
anatofuz
parents:
diff changeset
127 // GISEL-NEXT: GIM_CheckMemoryAddressSpace, /*MI*/0, /*MMO*/0, /*NumAddrSpace*/2, /*AddrSpace*/123, /*AddrSpace*/455,
anatofuz
parents:
diff changeset
128 def : Pat <
anatofuz
parents:
diff changeset
129 (truncstorei16_addrspace GPR32:$src0, GPR32:$src1),
anatofuz
parents:
diff changeset
130 (inst_c GPR32:$src0, GPR32:$src1)
anatofuz
parents:
diff changeset
131 >;