Mercurial > hg > CbC > CbC_llvm
comparison llvm/test/TableGen/GlobalISelEmitter-output-discard.td @ 207:2e18cbf3894f
LLVM12
| author | Shinji KONO <kono@ie.u-ryukyu.ac.jp> |
|---|---|
| date | Tue, 08 Jun 2021 06:07:14 +0900 |
| parents | |
| children |
comparison
equal
deleted
inserted
replaced
| 173:0572611fdcc8 | 207:2e18cbf3894f |
|---|---|
| 1 // RUN: llvm-tblgen -gen-global-isel -warn-on-skipped-patterns -I %p/../../include -I %p/Common %s -o - < %s | FileCheck -check-prefix=GISEL %s | |
| 2 | |
| 3 include "llvm/Target/Target.td" | |
| 4 include "GlobalISelEmitterCommon.td" | |
| 5 | |
| 6 // Test that extra explicit results are treated as dead defs. | |
| 7 def ADD_CO : I<(outs GPR32:$dst, GPR8:$flag), | |
| 8 (ins GPR32Op:$src0, GPR32Op:$src1), []>; | |
| 9 | |
| 10 // GISEL: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD, | |
| 11 // GISEL-NEXT: GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32, | |
| 12 // GISEL-NEXT: GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32, | |
| 13 // GISEL-NEXT: GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32, | |
| 14 // GISEL-NEXT: GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/MyTarget::GPR32RegClassID, | |
| 15 // GISEL-NEXT: // (add:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1) => (ADD_CO:{ *:[i32] }:{ *:[i8] } GPR32:{ *:[i32] }:$src0, GPR32:{ *:[i32] }:$src1) | |
| 16 // GISEL-NEXT: GIR_MakeTempReg, /*TempRegID*/0, /*TypeID*/GILLT_s8, | |
| 17 // GISEL-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::ADD_CO, | |
| 18 // GISEL-NEXT: GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst | |
| 19 // GISEL-NEXT: GIR_AddTempRegister, /*InsnID*/0, /*TempRegID*/0, /*TempRegFlags*/RegState::Define|RegState::Dead, | |
| 20 // GISEL-NEXT: GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src0 | |
| 21 // GISEL-NEXT: GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1 | |
| 22 // GISEL-NEXT: GIR_EraseFromParent, /*InsnID*/0, | |
| 23 // GISEL-NEXT: GIR_ConstrainSelectedInstOperands, /*InsnID*/0, | |
| 24 def : Pat < | |
| 25 (add i32:$src0, i32:$src1), | |
| 26 (ADD_CO GPR32:$src0, GPR32:$src1) | |
| 27 >; |