Mercurial > hg > CbC > CbC_llvm
comparison CODE_OWNERS.TXT @ 77:54457678186b LLVM3.6
LLVM 3.6
author | Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp> |
---|---|
date | Mon, 08 Sep 2014 22:06:00 +0900 |
parents | e4204d083e25 |
children | 60c9769439b8 |
comparison
equal
deleted
inserted
replaced
34:e874dbf0ad9d | 77:54457678186b |
---|---|
4 what goes in or not. | 4 what goes in or not. |
5 | 5 |
6 The list is sorted by surname and formatted to allow easy grepping and | 6 The list is sorted by surname and formatted to allow easy grepping and |
7 beautification by scripts. The fields are: name (N), email (E), web-address | 7 beautification by scripts. The fields are: name (N), email (E), web-address |
8 (W), PGP key ID and fingerprint (P), description (D), and snail-mail address | 8 (W), PGP key ID and fingerprint (P), description (D), and snail-mail address |
9 (S). | 9 (S). Each entry should contain at least the (N), (E) and (D) fields. |
10 | 10 |
11 N: Joe Abbey | 11 N: Joe Abbey |
12 E: jabbey@arxan.com | 12 E: jabbey@arxan.com |
13 D: LLVM Bitcode (lib/Bitcode/* include/llvm/Bitcode/*) | 13 D: LLVM Bitcode (lib/Bitcode/* include/llvm/Bitcode/*) |
14 | 14 |
27 | 27 |
28 N: Evan Cheng | 28 N: Evan Cheng |
29 E: evan.cheng@apple.com | 29 E: evan.cheng@apple.com |
30 D: ARM target, parts of code generator not covered by someone else | 30 D: ARM target, parts of code generator not covered by someone else |
31 | 31 |
32 N: Renato Golin | |
33 E: renato.golin@linaro.org | |
34 D: ARM Linux support | |
35 | |
32 N: Eric Christopher | 36 N: Eric Christopher |
33 E: echristo@gmail.com | 37 E: echristo@gmail.com |
34 D: Debug Information, autotools/configure/make build, inline assembly | 38 D: Debug Information, autotools/configure/make build, inline assembly |
35 | 39 |
36 N: Greg Clayton | 40 N: Greg Clayton |
41 E: gclayton@apple.com | |
37 D: LLDB | 42 D: LLDB |
38 | 43 |
39 N: Peter Collingbourne | 44 N: Peter Collingbourne |
45 E: peter@pcc.me.uk | |
40 D: libclc | 46 D: libclc |
41 | 47 |
42 N: Anshuman Dasgupta | 48 N: Anshuman Dasgupta |
43 E: adasgupt@codeaurora.org | 49 E: adasgupt@codeaurora.org |
44 D: Hexagon Backend | 50 D: Hexagon Backend |
45 | 51 |
46 N: Hal Finkel | 52 N: Hal Finkel |
47 E: hfinkel@anl.gov | 53 E: hfinkel@anl.gov |
48 D: BBVectorize, the loop reroller and the PowerPC target | 54 D: BBVectorize, the loop reroller, alias analysis and the PowerPC target |
49 | 55 |
50 N: Venkatraman Govindaraju | 56 N: Venkatraman Govindaraju |
51 E: venkatra@cs.wisc.edu | 57 E: venkatra@cs.wisc.edu |
52 D: Sparc Backend (lib/Target/Sparc/*) | 58 D: Sparc Backend (lib/Target/Sparc/*) |
53 | 59 |
54 N: Tobias Grosser | 60 N: Tobias Grosser |
61 E: tobias@grosser.es | |
55 D: Polly | 62 D: Polly |
56 | 63 |
57 N: James Grosbach | 64 N: James Grosbach |
58 E: grosbach@apple.com | 65 E: grosbach@apple.com |
59 D: MC layer | 66 D: MC layer |
60 | 67 |
61 N: Howard Hinnant | 68 N: Marshall Clow |
69 E: mclow.lists@gmail.com | |
62 D: libc++ | 70 D: libc++ |
63 | 71 |
64 N: Justin Holewinski | 72 N: Justin Holewinski |
65 E: jholewinski@nvidia.com | 73 E: jholewinski@nvidia.com |
66 D: NVPTX Target (lib/Target/NVPTX/*) | 74 D: NVPTX Target (lib/Target/NVPTX/*) |
67 | 75 |
68 N: Andy Kaylor | 76 N: Lang Hames |
69 E: andrew.kaylor@intel.com | 77 E: lhames@gmail.com |
70 D: MCJIT, RuntimeDyld and JIT event listeners | 78 D: MCJIT, RuntimeDyld and JIT event listeners |
71 | 79 |
72 N: Galina Kistanova | 80 N: Galina Kistanova |
73 E: gkistanova@gmail.com | 81 E: gkistanova@gmail.com |
74 D: LLVM Buildbot | 82 D: LLVM Buildbot |
89 E: sabre@nondot.org | 97 E: sabre@nondot.org |
90 W: http://nondot.org/~sabre/ | 98 W: http://nondot.org/~sabre/ |
91 D: Everything not covered by someone else | 99 D: Everything not covered by someone else |
92 | 100 |
93 N: Tim Northover | 101 N: Tim Northover |
94 E: Tim.Northover@arm.com | 102 E: t.p.northover@gmail.com |
95 D: AArch64 backend | 103 D: AArch64 backend |
96 | 104 |
97 N: Jakob Olesen | 105 N: Jakob Olesen |
106 E: stoklund@2pi.dk | |
98 D: Register allocators and TableGen | 107 D: Register allocators and TableGen |
99 | 108 |
100 N: Richard Osborne | 109 N: Richard Osborne |
101 E: richard@xmos.com | 110 E: richard@xmos.com |
102 D: XCore Backend | 111 D: XCore Backend |