Mercurial > hg > CbC > CbC_llvm
comparison test/CodeGen/Mips/llvm-ir/srem.ll @ 83:60c9769439b8 LLVM3.7
LLVM 3.7
author | Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp> |
---|---|
date | Wed, 18 Feb 2015 14:55:36 +0900 |
parents | |
children | afa8332a0e37 |
comparison
equal
deleted
inserted
replaced
78:af83660cff7b | 83:60c9769439b8 |
---|---|
1 ; RUN: llc < %s -march=mips -mcpu=mips2 | FileCheck %s \ | |
2 ; RUN: -check-prefix=GP32 -check-prefix=NOT-R6 -check-prefix=NOT-R2-R6 | |
3 ; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s \ | |
4 ; RUN: -check-prefix=GP32 -check-prefix=NOT-R6 -check-prefix=NOT-R2-R6 | |
5 ; RUN: llc < %s -march=mips -mcpu=mips32r2 | FileCheck %s -check-prefix=GP32 \ | |
6 ; RUN: -check-prefix=R2 -check-prefix=R2-R6 -check-prefix=NOT-R6 | |
7 ; RUN: llc < %s -march=mips -mcpu=mips32r6 | FileCheck %s \ | |
8 ; RUN: -check-prefix=GP32 -check-prefix=R6 -check-prefix=R2-R6 | |
9 ; RUN: llc < %s -march=mips64 -mcpu=mips3 | FileCheck %s \ | |
10 ; RUN: -check-prefix=GP64-NOT-R6 -check-prefix=NOT-R6 -check-prefix=NOT-R2-R6 | |
11 ; RUN: llc < %s -march=mips64 -mcpu=mips4 | FileCheck %s \ | |
12 ; RUN: -check-prefix=GP64-NOT-R6 -check-prefix=NOT-R6 -check-prefix=NOT-R2-R6 | |
13 ; RUN: llc < %s -march=mips64 -mcpu=mips64 | FileCheck %s \ | |
14 ; RUN: -check-prefix=GP64-NOT-R6 -check-prefix=NOT-R6 -check-prefix=NOT-R2-R6 | |
15 ; RUN: llc < %s -march=mips64 -mcpu=mips64r2 | FileCheck %s \ | |
16 ; RUN: -check-prefix=R2 -check-prefix=R2-R6 \ | |
17 ; RUN: -check-prefix=GP64-NOT-R6 -check-prefix=NOT-R6 | |
18 ; RUN: llc < %s -march=mips64 -mcpu=mips64r6 | FileCheck %s \ | |
19 ; RUN: -check-prefix=64R6 -check-prefix=R6 -check-prefix=R2-R6 | |
20 | |
21 define signext i1 @srem_i1(i1 signext %a, i1 signext %b) { | |
22 entry: | |
23 ; ALL-LABEL: srem_i1: | |
24 | |
25 ; NOT-R6: div $zero, $4, $5 | |
26 ; NOT-R6: teq $5, $zero, 7 | |
27 ; NOT-R6: mfhi $[[T0:[0-9]+]] | |
28 ; NOT-R6: sll $[[T1:[0-9]+]], $[[T0]], 31 | |
29 ; NOT-R6: sra $2, $[[T1]], 31 | |
30 | |
31 ; R6: mod $[[T0:[0-9]+]], $4, $5 | |
32 ; R6: teq $5, $zero, 7 | |
33 ; R6: sll $[[T3:[0-9]+]], $[[T0]], 31 | |
34 ; R6: sra $2, $[[T3]], 31 | |
35 | |
36 %r = srem i1 %a, %b | |
37 ret i1 %r | |
38 } | |
39 | |
40 define signext i8 @srem_i8(i8 signext %a, i8 signext %b) { | |
41 entry: | |
42 ; ALL-LABEL: srem_i8: | |
43 | |
44 ; NOT-R2-R6: div $zero, $4, $5 | |
45 ; NOT-R2-R6: teq $5, $zero, 7 | |
46 ; NOT-R2-R6: mfhi $[[T0:[0-9]+]] | |
47 ; NOT-R2-R6: sll $[[T1:[0-9]+]], $[[T0]], 24 | |
48 ; NOT-R2-R6: sra $2, $[[T1]], 24 | |
49 | |
50 ; R2: div $zero, $4, $5 | |
51 ; R2: teq $5, $zero, 7 | |
52 ; R2: mfhi $[[T0:[0-9]+]] | |
53 ; R2: seb $2, $[[T0]] | |
54 | |
55 ; R6: mod $[[T0:[0-9]+]], $4, $5 | |
56 ; R6: teq $5, $zero, 7 | |
57 ; R6: seb $2, $[[T0]] | |
58 | |
59 %r = srem i8 %a, %b | |
60 ret i8 %r | |
61 } | |
62 | |
63 define signext i16 @srem_i16(i16 signext %a, i16 signext %b) { | |
64 entry: | |
65 ; ALL-LABEL: srem_i16: | |
66 | |
67 ; NOT-R2-R6: div $zero, $4, $5 | |
68 ; NOT-R2-R6: teq $5, $zero, 7 | |
69 ; NOT-R2-R6: mfhi $[[T0:[0-9]+]] | |
70 ; NOT-R2-R6: sll $[[T1:[0-9]+]], $[[T0]], 16 | |
71 ; NOT-R2-R6: sra $2, $[[T1]], 16 | |
72 | |
73 ; R2: div $zero, $4, $5 | |
74 ; R2: teq $5, $zero, 7 | |
75 ; R2: mfhi $[[T0:[0-9]+]] | |
76 ; R2: seh $2, $[[T1]] | |
77 | |
78 ; R6: mod $[[T0:[0-9]+]], $4, $5 | |
79 ; R6: teq $5, $zero, 7 | |
80 ; R6: seh $2, $[[T0]] | |
81 | |
82 %r = srem i16 %a, %b | |
83 ret i16 %r | |
84 } | |
85 | |
86 define signext i32 @srem_i32(i32 signext %a, i32 signext %b) { | |
87 entry: | |
88 ; ALL-LABEL: srem_i32: | |
89 | |
90 ; NOT-R6: div $zero, $4, $5 | |
91 ; NOT-R6: teq $5, $zero, 7 | |
92 ; NOT-R6: mfhi $2 | |
93 | |
94 ; R6: mod $2, $4, $5 | |
95 ; R6: teq $5, $zero, 7 | |
96 | |
97 %r = srem i32 %a, %b | |
98 ret i32 %r | |
99 } | |
100 | |
101 define signext i64 @srem_i64(i64 signext %a, i64 signext %b) { | |
102 entry: | |
103 ; ALL-LABEL: srem_i64: | |
104 | |
105 ; GP32: lw $25, %call16(__moddi3)($gp) | |
106 | |
107 ; GP64-NOT-R6: ddiv $zero, $4, $5 | |
108 ; GP64-NOT-R6: teq $5, $zero, 7 | |
109 ; GP64-NOT-R6: mfhi $2 | |
110 | |
111 ; 64R6: dmod $2, $4, $5 | |
112 ; 64R6: teq $5, $zero, 7 | |
113 | |
114 %r = srem i64 %a, %b | |
115 ret i64 %r | |
116 } | |
117 | |
118 define signext i128 @srem_i128(i128 signext %a, i128 signext %b) { | |
119 entry: | |
120 ; ALL-LABEL: srem_i128: | |
121 | |
122 ; GP32: lw $25, %call16(__modti3)($gp) | |
123 | |
124 ; GP64-NOT-R6: ld $25, %call16(__modti3)($gp) | |
125 ; 64-R6: ld $25, %call16(__modti3)($gp) | |
126 | |
127 %r = srem i128 %a, %b | |
128 ret i128 %r | |
129 } |