view test/CodeGen/AArch64/arm64-2012-05-07-DAGCombineVectorExtract.ll @ 100:7d135dc70f03 LLVM 3.9

LLVM 3.9
author Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
date Tue, 26 Jan 2016 22:53:40 +0900
parents 54457678186b
children 1172e4bd9c6f
line wrap: on
line source

; RUN: llc < %s -march=arm64 | FileCheck %s

define i32 @foo(<4 x i32> %a, i32 %n) nounwind {
; CHECK-LABEL: foo:
; CHECK: fmov w0, s0
; CHECK-NEXT: ret
  %b = bitcast <4 x i32> %a to i128
  %c = trunc i128 %b to i32
  ret i32 %c
}

define i64 @bar(<2 x i64> %a, i64 %n) nounwind {
; CHECK-LABEL: bar:
; CHECK: fmov x0, d0
; CHECK-NEXT: ret
  %b = bitcast <2 x i64> %a to i128
  %c = trunc i128 %b to i64
  ret i64 %c
}