Mercurial > hg > CbC > CbC_llvm
view llvm/test/CodeGen/AMDGPU/vop-shrink-non-ssa.mir @ 206:f17a3b42b08b
Added tag before-12 for changeset b7591485f4cd
author | Shinji KONO <kono@ie.u-ryukyu.ac.jp> |
---|---|
date | Mon, 07 Jun 2021 21:25:57 +0900 |
parents | 1d019706d866 |
children | 2e18cbf3894f |
line wrap: on
line source
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-shrink-instructions -o - %s | FileCheck -check-prefix=GCN %s ... # GCN-LABEL: name: fold_imm_non_ssa{{$}} # GCN: %0:vgpr_32 = V_MOV_B32_e32 123, implicit $exec # GCN: %2:vgpr_32 = V_ADD_I32_e32 456, %0, implicit-def $vcc, implicit $exec name: fold_imm_non_ssa tracksRegLiveness: true registers: - { id: 0, class: vgpr_32 } - { id: 1, class: vgpr_32 } - { id: 2, class: vgpr_32 } - { id: 3, class: sreg_64 } body: | bb.0: %0 = COPY undef %0 %0 = V_MOV_B32_e32 123, implicit $exec %1 = V_MOV_B32_e32 456, implicit $exec %2, $vcc = V_ADD_I32_e64 %0, %1, 0, implicit $exec S_ENDPGM 0 ... # GCN-LABEL: name: fold_partially_defined_superreg{{$}} # GCN: %1:vgpr_32 = V_MOV_B32_e32 456, implicit $exec # GCN: %2:vgpr_32 = V_ADD_I32_e32 123, %1, implicit-def $vcc, implicit $exec name: fold_partially_defined_superreg tracksRegLiveness: true registers: - { id: 0, class: vgpr_32 } - { id: 1, class: vgpr_32 } - { id: 2, class: vgpr_32 } - { id: 3, class: vreg_64 } body: | bb.0: undef %3.sub0 = V_MOV_B32_e32 123, implicit $exec, implicit-def %3 %1 = V_MOV_B32_e32 456, implicit $exec %2, $vcc = V_ADD_I32_e64 %3.sub0, %1, 0, implicit $exec S_ENDPGM 0 ...