view a13/smv/test3.smv @ 407:c7ad8d2dc157

safe halt.agda
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Thu, 09 Nov 2023 18:04:55 +0900
parents 0e8a0e50ed26
children
line wrap: on
line source

MODULE inverter(input)
 VAR
   output : boolean;
 ASSIGN
   init(output) := FALSE;
   next(output) := !input;
MODULE main
 VAR
   gate1 : process inverter(gate3.output);
   gate2 : process inverter(gate1.output);
   gate3 : process inverter(gate2.output);
FAIRNESS
  running