|
2624
|
1 IFNE IDE.D-1
|
|
|
2 IDE.D SET 1
|
|
2590
|
3 ********************************************************************
|
|
|
4 * ide.d - IDE definitions
|
|
|
5 *
|
|
|
6 * $Id$
|
|
|
7 *
|
|
|
8 * (C) 2004 Boisy G. Pitre - Licensed to Cloud-9
|
|
|
9 *
|
|
|
10 * Edt/Rev YYYY/MM/DD Modified by
|
|
|
11 * Comment
|
|
|
12 * ------------------------------------------------------------------
|
|
|
13 * 2005/12/11 Boisy G. Pitre
|
|
|
14 * Moved IDE base addresses and I/O offsets to here.
|
|
|
15
|
|
|
16 *
|
|
|
17 * ATAPI Commands
|
|
|
18 *
|
|
|
19 A$READ2 EQU $A8
|
|
|
20 A$WRITE2 EQU $AA
|
|
|
21 A$READ EQU $28
|
|
|
22 A$WRITE EQU $2A
|
|
|
23 A$STOP EQU $1B
|
|
|
24
|
|
|
25 *
|
|
|
26 * ATA Commands
|
|
|
27 *
|
|
|
28 S$READ EQU $20
|
|
|
29 S$WRITE EQU $30
|
|
|
30
|
|
|
31 *
|
|
|
32 * IDE Registers
|
|
|
33 *
|
|
|
34 DataReg EQU 0 Data (1st 8 bits, non-latched)
|
|
|
35 ErrorReg EQU 1 Error # when read
|
|
|
36 Features EQU 1 Features when write
|
|
|
37 SectCnt EQU 2 Sector count
|
|
|
38 SectNum EQU 3 Sector #
|
|
|
39 CylLow EQU 4 Low byte of cylinder
|
|
|
40 CylHigh EQU 5 High byte of cylinder
|
|
|
41 DevHead EQU 6 Device/Head
|
|
|
42 Status EQU 7 Status when read
|
|
|
43 Command EQU 7 Command when write
|
|
|
44 Latch EQU 8 Latch (2nd 8 bits of 16 bit word)
|
|
|
45
|
|
|
46 BusyBit EQU %10000000 BUSY=1
|
|
|
47 DrdyBit EQU %01000000 drive ready=1
|
|
|
48 DscBit EQU %00010000 seek finished=1
|
|
|
49 DrqBit EQU %00001000 data requested=1
|
|
|
50 ErrBit EQU %00000001 error_reg has it
|
|
|
51 RdyTrk EQU %01010000 ready & over track
|
|
|
52 RdyDrq EQU %01011000 ready w/ data
|
|
|
53
|
|
|
54 **** IDE Interface Definitions
|
|
|
55 IFNE IDE
|
|
|
56 SDAddr SET $FF50
|
|
|
57 ENDC
|
|
2624
|
58
|
|
|
59 ENDC
|
|
|
60
|
