annotate level1/coco/bootfiles/makefile @ 2373:5abd316e16d6

Removed scdwn stuff
author boisy
date Thu, 21 Jan 2010 00:25:08 +0000
parents ccd33b48321a
children c249cc490a83
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
2037
2e37b5a0d4b3 set PORT var
boisy
parents: 2034
diff changeset
1 PORT = coco
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
2 include $(NITROS9DIR)/rules.mak
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
3
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
4 # Module directory
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
5 MD = ../modules
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
6 # Commands directory
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
7 CD = ../cmds
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
8
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
9 DEPENDS = ./makefile
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
10
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
11 KERNEL_1773 = $(MD)/rel $(MD)/krn $(MD)/krnp2 $(MD)/init \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
12 $(MD)/boot_1773_6ms
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
13
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
14 KERNEL_DW3_COCO1 = $(MD)/rel $(MD)/krn $(MD)/krnp2 $(MD)/init \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
15 $(MD)/boot_dw3_coco1
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
16
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
17 KERNEL_DW3_COCO2 = $(MD)/rel $(MD)/krn $(MD)/krnp2 $(MD)/init \
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
18 $(MD)/boot_dw3
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
19
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
20 IDE = $(3PD)/ide
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
21 SCSI = $(3PD)/scsisys
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
22
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
23 BOOTFILE_COVDG = $(MD)/ioman \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
24 $(MD)/rbf.mn $(MD)/rb1773.dr \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
25 $(MD)/d0_40d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
26 $(MD)/ddd0_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
27 $(MD)/scf.mn \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
28 $(MD)/vtio.dr $(MD)/covdg.io $(MD)/term32.dt \
2161
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
29 $(MD)/scbbp.dr $(MD)/p_scbbp.dd \
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
30 $(MD)/scbbt.dr $(MD)/t1_scbbt.dd \
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
31 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
32 $(MD)/clock_60hz $(MD)/clock2_soft \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
33 $(MD)/sysgo_dd
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
34
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
35 BOOTFILE_COHR = $(MD)/ioman \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
36 $(MD)/rbf.mn $(MD)/rb1773.dr \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
37 $(MD)/d0_40d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
38 $(MD)/ddd0_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
39 $(MD)/scf.mn \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
40 $(MD)/vtio.dr $(MD)/cohr.io $(MD)/term51.dt \
2161
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
41 $(MD)/scbbp.dr $(MD)/p_scbbp.dd \
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
42 $(MD)/scbbt.dr $(MD)/t1_scbbt.dd \
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
43 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
44 $(MD)/clock_60hz $(MD)/clock2_soft \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
45 $(MD)/sysgo_dd
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
46
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
47 BOOTFILE_COWP = $(MD)/ioman \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
48 $(MD)/rbf.mn $(MD)/rb1773.dr \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
49 $(MD)/d0_40d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
50 $(MD)/ddd0_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
51 $(MD)/scf.mn \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
52 $(MD)/vtio.dr $(MD)/cowp.io $(MD)/term80.dt \
2161
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
53 $(MD)/scbbp.dr $(MD)/p_scbbp.dd \
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
54 $(MD)/scbbt.dr $(MD)/t1_scbbt.dd \
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
55 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
56 $(MD)/clock_60hz $(MD)/clock2_soft \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
57 $(MD)/sysgo_dd
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
58
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
59 BOOTFILE_DW3_COCO1 = $(MD)/ioman \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
60 $(MD)/rbf.mn \
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
61 $(MD)/rbdw3.dr $(MD)/dw3_coco1.sb \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
62 $(MD)/ddx0.dd $(MD)/x1.dd $(MD)/x2.dd $(MD)/x3.dd \
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
63 $(MD)/scf.mn \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
64 $(MD)/scdwp.dr $(MD)/p_scdwp.dd \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
65 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
66 $(MD)/clock_60hz $(MD)/clock2_dw3 \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
67 $(MD)/sysgo_dd
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
68
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
69 BOOTFILE_COVDG_DW3_COCO1 = $(MD)/ioman \
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
70 $(MD)/rbf.mn $(MD)/rb1773.dr \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
71 $(MD)/d0_80d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
72 $(MD)/rbdw3.dr $(MD)/dw3_coco1.sb \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
73 $(MD)/ddx0.dd $(MD)/x1.dd $(MD)/x2.dd $(MD)/x3.dd \
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
74 $(MD)/scf.mn \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
75 $(MD)/vtio.dr $(MD)/covdg.io $(MD)/term32.dt \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
76 $(MD)/scdwp.dr $(MD)/p_scdwp.dd \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
77 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
2184
410d0f81ff00 Fixed clock2_dw3 mistake
boisy
parents: 2183
diff changeset
78 $(MD)/clock_60hz $(MD)/clock2_dw3 \
2244
ebb46d37d49b Slight fixes to bootfiles
boisy
parents: 2242
diff changeset
79 $(MD)/sysgo_dd
2242
2a889a511f0a Adding Aaron Wolfe's DriveWire work
boisy
parents: 2184
diff changeset
80
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
81 BOOTFILE_DW3_COCO2 = $(MD)/ioman \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
82 $(MD)/rbf.mn \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
83 $(MD)/rbdw3.dr $(MD)/dw3.sb \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
84 $(MD)/ddx0.dd $(MD)/x1.dd $(MD)/x2.dd $(MD)/x3.dd \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
85 $(MD)/scf.mn \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
86 $(MD)/scdwp.dr $(MD)/p_scdwp.dd \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
87 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
88 $(MD)/clock_60hz $(MD)/clock2_dw3 \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
89 $(MD)/sysgo_dd
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
90
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
91 BOOTFILE_COVDG_DW3_COCO2 = $(MD)/ioman \
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
92 $(MD)/rbf.mn $(MD)/rb1773.dr \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
93 $(MD)/d0_80d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
94 $(MD)/rbdw3.dr $(MD)/dw3.sb \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
95 $(MD)/ddx0.dd $(MD)/x1.dd $(MD)/x2.dd $(MD)/x3.dd \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
96 $(MD)/scf.mn \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
97 $(MD)/vtio.dr $(MD)/covdg.io $(MD)/term32.dt \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
98 $(MD)/scdwp.dr $(MD)/p_scdwp.dd \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
99 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
100 $(MD)/clock_60hz $(MD)/clock2_dw3 \
2244
ebb46d37d49b Slight fixes to bootfiles
boisy
parents: 2242
diff changeset
101 $(MD)/sysgo_dd
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
102
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
103 BOOTFILE_COVDG_DS80 = $(MD)/ioman \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
104 $(MD)/rbf.mn $(MD)/rb1773.dr \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
105 $(MD)/d0_80d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
106 $(MD)/ddd0_80d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
107 $(MD)/scf.mn \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
108 $(MD)/vtio.dr $(MD)/covdg.io $(MD)/term32.dt \
2161
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
109 $(MD)/scbbp.dr $(MD)/p_scbbp.dd \
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
110 $(MD)/scbbt.dr $(MD)/t1_scbbt.dd \
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
111 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
112 $(MD)/clock_60hz $(MD)/clock2_soft \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
113 $(MD)/sysgo_dd
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
114
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
115 BOOTFILE_COHR_DW3_COCO1 = $(MD)/ioman \
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
116 $(MD)/rbf.mn $(MD)/rb1773.dr \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
117 $(MD)/d0_80d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
118 $(MD)/rbdw3.dr $(MD)/dw3_coco1.sb \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
119 $(MD)/ddx0.dd $(MD)/x1.dd $(MD)/x2.dd $(MD)/x3.dd \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
120 $(MD)/scf.mn \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
121 $(MD)/vtio.dr $(MD)/cohr.io $(MD)/term51.dt \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
122 $(MD)/scdwp.dr $(MD)/p_scdwp.dd \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
123 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
124 $(MD)/clock_60hz $(MD)/clock2_dw3 \
2244
ebb46d37d49b Slight fixes to bootfiles
boisy
parents: 2242
diff changeset
125 $(MD)/sysgo_dd
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
126
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
127 BOOTFILE_COHR_DW3_COCO2 = $(MD)/ioman \
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
128 $(MD)/rbf.mn $(MD)/rb1773.dr \
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
129 $(MD)/d0_80d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
130 $(MD)/rbdw3.dr $(MD)/dw3.sb \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
131 $(MD)/ddx0.dd $(MD)/x1.dd $(MD)/x2.dd $(MD)/x3.dd \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
132 $(MD)/scf.mn \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
133 $(MD)/vtio.dr $(MD)/cohr.io $(MD)/term51.dt \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
134 $(MD)/scdwp.dr $(MD)/p_scdwp.dd \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
135 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
136 $(MD)/clock_60hz $(MD)/clock2_dw3 \
2244
ebb46d37d49b Slight fixes to bootfiles
boisy
parents: 2242
diff changeset
137 $(MD)/sysgo_dd
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
138
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
139 BOOTFILE_COHR_DS80 = $(MD)/ioman \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
140 $(MD)/rbf.mn $(MD)/rb1773.dr \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
141 $(MD)/d0_80d.dd $(MD)/d1_40d.dd $(MD)/d2_40d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
142 $(MD)/ddd0_80d.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
143 $(MD)/scf.mn \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
144 $(MD)/vtio.dr $(MD)/cohr.io $(MD)/term51.dt \
2161
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
145 $(MD)/scbbp.dr $(MD)/p_scbbp.dd \
a80f533398ff Renamed p_bbp.asm to p_scbbp.asm, t1_bbt.asm to t1_scbbt.asm and term_bbt.asm to term_scbbt.asm and adjusted makefiles accordingly
boisy
parents: 2043
diff changeset
146 $(MD)/scbbt.dr $(MD)/t1_scbbt.dd \
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
147 $(MD)/pipeman.mn $(MD)/piper.dr $(MD)/pipe.dd \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
148 $(MD)/clock_60hz $(MD)/clock2_soft \
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
149 $(MD)/sysgo_dd
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
150
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
151 BOOTFILES = bootfile_covdg bootfile_cohr bootfile_covdg_dw3_coco1 bootfile_covdg_dw3_coco2 \
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
152 bootfile_dw3_coco1 bootfile_dw3_coco2 \
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
153 bootfile_cohr_dw3_coco1 bootfile_cohr_dw3_coco2 bootfile_covdg_ds80 bootfile_cohr_ds80
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
154 KERNELS = kernel_1773 kernel_dw3_coco1 kernel_dw3_coco2
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
155
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
156 ALLOBJS = $(BOOTFILES) $(KERNELS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
157
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
158 all: $(ALLOBJS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
159
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
160 bootfile_covdg: $(BOOTFILE_COVDG) $(DEPENDS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
161 $(MERGE) $(BOOTFILE_COVDG)>$@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
162
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
163 bootfile_cohr: $(BOOTFILE_COHR) $(DEPENDS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
164 $(MERGE) $(BOOTFILE_COHR)>$@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
165
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
166 bootfile_cowp: $(BOOTFILE_COWP) $(DEPENDS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
167 $(MERGE) $(BOOTFILE_COWP)>$@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
168
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
169 bootfile_covdg_ds80: $(BOOTFILE_COVDG_DS80) $(DEPENDS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
170 $(MERGE) $(BOOTFILE_COVDG_DS80)>$@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
171
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
172 bootfile_dw3_coco1: $(BOOTFILE_DW3_COCO1) $(DEPENDS)
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
173 $(MERGE) $(BOOTFILE_DW3_COCO1)>$@
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
174
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
175 bootfile_covdg_dw3_coco1: $(BOOTFILE_COVDG_DW3_COCO1) $(DEPENDS)
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
176 $(MERGE) $(BOOTFILE_COVDG_DW3_COCO1)>$@
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
177
2247
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
178 bootfile_dw3_coco2: $(BOOTFILE_DW3_COCO2) $(DEPENDS)
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
179 $(MERGE) $(BOOTFILE_DW3_COCO2)>$@
3f53c771d5e5 Added headless drivewire bootfile
boisy
parents: 2244
diff changeset
180
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
181 bootfile_covdg_dw3_coco2: $(BOOTFILE_COVDG_DW3_COCO2) $(DEPENDS)
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
182 $(MERGE) $(BOOTFILE_COVDG_DW3_COCO2)>$@
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
183
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
184 bootfile_cohr_ds80: $(BOOTFILE_COHR_DS80) $(DEPENDS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
185 $(MERGE) $(BOOTFILE_COHR_DS80)>$@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
186
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
187 bootfile_cohr_dw3_coco1: $(BOOTFILE_COHR_DW3_COCO1) $(DEPENDS)
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
188 $(MERGE) $(BOOTFILE_COHR_DW3_COCO1)>$@
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
189
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
190 bootfile_cohr_dw3_coco2: $(BOOTFILE_COHR_DW3_COCO2) $(DEPENDS)
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
191 $(MERGE) $(BOOTFILE_COHR_DW3_COCO2)>$@
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
192
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
193 # WD1773 Kernel
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
194 kernel_1773: $(KERNEL_1773) $(DEPENDS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
195 $(MERGE) $(KERNEL_1773)>$@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
196 $(PADROM) 4608 $@
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
197
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
198 # DriveWire 3 Kernel
2183
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
199 kernel_dw3_coco1: $(KERNEL_DW3_COCO1) $(DEPENDS)
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
200 $(MERGE) $(KERNEL_DW3_COCO1)>$@
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
201 $(PADROM) 4608 $@
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
202
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
203 kernel_dw3_coco2: $(KERNEL_DW3_COCO2) $(DEPENDS)
d29be35a48bb makefiles updated, opcode for printing updated
boisy
parents: 2180
diff changeset
204 $(MERGE) $(KERNEL_DW3_COCO2)>$@
2180
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
205 $(PADROM) 4608 $@
660cc987e18d Added DriveWire 3 modules to distribution
boisy
parents: 2161
diff changeset
206
2034
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
207 clean:
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
208 $(RM) $(ALLOBJS)
817fd1563b56 Addition of coco port
boisy
parents:
diff changeset
209