annotate defs/l51.defs @ 1292:6b8854988113

Fixed case
author boisy
date Sun, 31 Aug 2003 14:39:41 +0000
parents 6641a883d6b0
children 1317b044e8bf
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
1
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
2 * miscellaneous definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
3 HResMaxX equ 639 high resolution X limit
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
4 HResMaxY equ 191 high resolution Y limit
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
5 MousData equ $0008 arbitrary choice for mouse data area ($0008-$000F)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
6 PcktSize equ 5 number of bytes in mouse data packet
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
7 SyncData equ %10000000 initial mouse data byte pattern
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
8 SyncMask equ %11111000 mask for initial mouse data byte pattern
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
9
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
10 * 6551 register definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
11 org 0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
12 DataReg rmb 1 receive/transmit data
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
13 StatReg rmb 1 IRQ/DSR/DCD/error status (read only)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
14 PRstReg equ StatReg programmed reset (write only)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
15 CmdReg rmb 1 command (parity/echo/Tx IRQ/Rx IRQ/DTR)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
16 CtrlReg rmb 1 control (stop bits/word length/Rx clock/baud rate)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
17
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
18 * Status bit definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
19 Stat.IRQ equ %10000000 IRQ occurred
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
20 Stat.DSR equ %01000000 current DSR input level (0=enabled, 1=disabled)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
21 Stat.DCD equ %00100000 current DCD input level (0=enabled, 1=disabled)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
22 Stat.TxE equ %00010000 Tx register empty
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
23 Stat.RxF equ %00001000 Rx register full
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
24 Stat.Ovn equ %00000100 overrun error
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
25 Stat.Frm equ %00000010 framing error
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
26 Stat.Par equ %00000001 parity error
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
27
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
28 Stat.Err equ Stat.Ovn!Stat.Frm!Stat.Par status error bits
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
29 Stat.Flp equ $00 all status bits active when set
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
30 Stat.Msk equ Stat.RxF!Stat.Ovn!Stat.Frm!Stat.Par active IRQ bits
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
31
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
32 * Command bit definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
33 Cmd.Par equ %11100000 see parity table below
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
34 Cmd.Echo equ %00010000 Rx echo (0=disabled, 1=enabled)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
35 Cmd.TxIC equ %00001100 see Tx IRQ control table below
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
36 Cmd.RxIE equ %00000010 Rx IRQ enable (0=enabled, 1=disabled)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
37 Cmd.DTR equ %00000001 DTR output (0=disabled, 1=enabled)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
38
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
39 * parity table
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
40 Par.None equ %00000000
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
41 Par.Odd equ %00100000
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
42 Par.Even equ %01100000
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
43 Par.Mark equ %10100000
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
44 Par.Spac equ %11100000
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
45
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
46 * Tx IRQ control table
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
47 TIC.Off equ %00000000 RTS disabled, Tx IRQ disabled
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
48 TIC.On equ %00000100 RTS enabled, Tx IRQ enabled
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
49 TIC.RTS equ %00001000 RTS enabled, Tx IRQ disabled
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
50 TIC.Brk equ %00001100 RTS enabled, Tx line break
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
51
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
52 * Control bit definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
53 Ctl.Stop equ %10000000 stop bits (clear=1, set=2)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
54 Ctl.DBit equ %01100000 see data bit table below
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
55 Ctl.RClk equ %00010000 Rx clock source (0=external, 1=internal)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
56 Ctl.Baud equ %00001111 see baud rate table below
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
57
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
58 * data bit table
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
59 DB.5 equ %01100000 five data bits per character
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
60 DB.6 equ %01000000 six data bits per character
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
61 DB.7 equ %00100000 seven data bits per character
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
62 DB.8 equ %00000000 eight data bits per character
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
63
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
64 * baud rate table
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
65 org 0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
66 BR.ExClk rmb 1 16x external clock
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
67 BR.00050 rmb 1 50 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
68 BR.00075 rmb 1 75 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
69 BR.00110 rmb 1 109.92 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
70 BR.00135 rmb 1 134.58 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
71 BR.00150 rmb 1 150 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
72 BR.00300 rmb 1 300 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
73 BR.00600 rmb 1 600 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
74 BR.01200 rmb 1 1200 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
75 BR.01800 rmb 1 1800 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
76 BR.02400 rmb 1 2400 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
77 BR.03600 rmb 1 3600 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
78 BR.04800 rmb 1 4800 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
79 BR.07200 rmb 1 7200 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
80 BR.09600 rmb 1 9600 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
81 BR.19200 rmb 1 19200 baud
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
82
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
83 * Btn.Cntr bit definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
84 BC.Butn1 equ %00100000 button #1 (left, 1 = pressed)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
85 BC.Butn2 equ %00010000 button #2 (middle, 1 = pressed)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
86 BC.Butn3 equ %00001000 button #3 (right, 1 = pressed)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
87 BC.RxCnt equ %00000111 Rx data counter
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
88
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
89 BC.Butns equ BC.Butn1!BC.Butn2!BC.Butn3 mask for all buttons
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
90
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
91
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
92 * mouse static data area definitions
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
93 org 0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
94 Btn.Cntr rmb 1 mouse button status and Rx data counter
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
95 Buffer rmb 3 Rx buffer for 1st 3 bytes of XY mouse data (must start at 1,u)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
96 CrntXPos rmb 2 mouse X position (0 to HResMaxX)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
97 CrntYPos rmb 2 mouse Y position (0 to HResMaxY*2)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
98