Mercurial > hg > Members > kono > nitros9-code

annotate level1/modules/clock.asm @ 1071:853a796a1bcd

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Removed logbook
author boisy
date Mon, 31 Mar 2003 14:10:56 +0000
parents da4002e207e3
children 4e235f213651
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
1 ********************************************************************
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
2 * Clock - OS-9 Level One V2 Clock module
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
3 *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
4 * $Id$
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
5 *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
6 * NOTE: This clock is TOTALLY VALID for ALL DATES between 1900-2155
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
7 *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
8 * Ed. Comments Who YY/MM/DD
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
9 * ------------------------------------------------------------------
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
10 * 5 Tandy/Microware original version
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
11 * 6 Modified to handle leap years properly for BGP 99/05/03
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
12 * 1900 and 2100 A.D.
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
13 * Added TC^3 SCSI/B&B RTC Clock Support BGP 02/05/14
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
14
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
15 nam Clock
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
16 ttl OS-9 Level One V2 Clock module
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
17
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
18 IFP1
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
19 use defsfile
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
20 ENDC
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
21
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
22 tylg set Systm+Objct
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
23 atrv set ReEnt+rev
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
24 rev set $1
201
668388823050 Fixed headers to be consistent
boisy
parents: 87
diff changeset
25 edition set 6
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
26
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
27 mod eom,name,tylg,atrv,ClkEnt,RTC.Base
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
28
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
29 size equ .
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
30
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
31 name fcs /Clock/
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
32 fcb edition
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
33
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
34 * If no RTC defines are set, then this is a software clock
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
35 IFEQ RTCBB+RTCTC3
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
36 SOFT set 1
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
37 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
38
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
39 IFNE RTCBB
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
40 MPIFlag set 1
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
41 SlotSlct set $22
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
42 RTC.Base equ $FF5C
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
43 ENDC
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
44 IFNE RTCTC3
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
45 RTC.Base equ $FF7C
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
46 ENDC
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
47 IFNE SOFT
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
48 RTC.Base equ size
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
49 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
50
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
51 IFNE RTCBB+RTCTC3
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
52 RTC.Zero equ -4 Send zero bit by writing this offset
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
53 RTC.One equ -3 Send one bit by writing this offset
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
54 RTC.Read equ 0 Read data from this offset
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
55 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
56
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
57 SysTbl fcb F$Time
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
58 fdb FTime-*-2
87
39ea0a63ce31 F$VIRQ in place of Unknown label
boisy
parents: 62
diff changeset
59 fcb F$VIRQ
39ea0a63ce31 F$VIRQ in place of Unknown label
boisy
parents: 62
diff changeset
60 fdb FVIRQ-*-2
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
61
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
62 IFEQ SOFT
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
63
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
64 fcb F$STime
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
65 fdb FSTime-*-2
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
66
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
67 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
68
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
69 fcb $80
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
70
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
71 IFNE SOFT
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
72 * table of days of the month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
73 MonthChk fcb 00
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
74 fcb 31 January
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
75 fcb 28 February
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
76 fcb 31 March
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
77 fcb 30 April
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
78 fcb 31 May
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
79 fcb 30 June
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
80 fcb 31 July
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
81 fcb 31 August
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
82 fcb 30 September
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
83 fcb 31 October
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
84 fcb 30 November
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
85 fcb 31 December
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
86
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
87 ELSE
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
88
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
89 FSTime ldx R$X,u
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
90 ldd ,x
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
91 std <D.Year
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
92 ldd 2,x
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
93 std <D.Day
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
94 ldd 4,x
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
95 std <D.Min
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
96 andcc #^Carry
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
97
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
98 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
99
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
100 IFNE RTCBB+RTCTC3
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
101
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
102 pshs u,y,cc
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
103 leay SendBCD,pcr Send bytes of clock
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
104 lbra TfrTime
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
105 *
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
106 * Update time from B&B/TC3 RTC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
107 *
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
108 UpdTime pshs u,y,cc
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
109 leay ReadBCD,pcr Read bytes of clock
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
110
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
111 TfrTime orcc #IntMasks turn off interrupts
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
112 ldu M$Mem,pcr Get base address
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
113
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
114 IFNE MPIFlag
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
115 ldb >MPI.Slct Select slot
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
116 pshs b
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
117 andb #$F0
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
118 orb SlotSlct,pcr
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
119 stb >MPI.Slct
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
120 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
121
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
122 lbsr SendMsg Initialize clock
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
123 ldx #D.Sec
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
124 ldb #8 Tfr 8 bytes
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
125
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
126 tfrloop jsr ,y Tfr 1 byte
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
127 bitb #$03
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
128 beq skipstuf Skip over day-of-week, etc.
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
129 leax -1,x
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
130 skipstuf decb
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
131 bne tfrloop
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
132
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
133 IFNE MPIFlag
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
134 puls b
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
135 stb >MPI.Slct restore MPAK slot
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
136 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
137
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
138 puls u,y,cc,pc
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
139
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
140 ClkMsg fcb $C5,$3A,$A3,$5C,$C5,$3A,$A3,$5C
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
141 * Enable clock with message $C53AA35CC53AA35C
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
142 SendMsg lda RTC.Read,u Send Initialization message to clock
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
143 leax <ClkMsg,pcr
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
144 ldb #8
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
145 msgloop lda ,x+
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
146 bsr SendByte
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
147 decb
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
148 bne msgloop
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
149 rts
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
150
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
151 SendBCD pshs b Send byte to clock, first converting to BCD
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
152 bitb #$03
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
153 bne BCDskip Send zero for day-of-week, etc.
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
154 lda #0
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
155 bra SndBCDGo
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
156 BCDskip lda ,x
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
157 SndBCDGo tfr a,b
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
158 bra binenter
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
159 binloop adda #6
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
160 binenter subb #10
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
161 bhs binloop
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
162 puls b
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
163 SendByte coma Send one byte to clock
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
164 rora
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
165 bcc sendone
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
166 sendzero tst RTC.Zero,u
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
167 lsra
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
168 bcc sendone
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
169 bne sendzero
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
170 rts
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
171 sendone tst RTC.One,u
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
172 lsra
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
173 bcc sendone
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
174 bne sendzero
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
175 rts
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
176
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
177 ReadBCD pshs b
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
178 ldb #$80 High bit will rotate out after we read 8 bits
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
179 readbit lda RTC.Read,u Read a bit
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
180 lsra
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
181 rorb Shift it into B
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
182 bcc readbit Stop when marker bit appears
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
183 tfr b,a
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
184 bra BCDEnter Convert BCD number to Binary
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
185 BCDLoop subb #6 by subtracting 6 for each $10
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
186 BCDEnter suba #$10
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
187 bhs BCDLoop
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
188 stb ,x
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
189 puls b,pc
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
190 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
191
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
192 IFNE RTCDriveWire
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
193 rts
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
194
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
195 use bbwrite.asm
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
196
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
197 UpdTime pshs y,x,cc
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
198 lda #'# Time packet
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
199 orcc #IntMasks Disable interrupts
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
200 lbsr SerWrite
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
201 bsr SerRead Read year byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
202 bcs UpdLeave
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
203 sta <D.Year
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
204 bsr SerRead Read month byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
205 bcs UpdLeave
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
206 sta <D.Month
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
207 bsr SerRead Read day byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
208 bcs UpdLeave
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
209 sta <D.Day
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
210 bsr SerRead Read hour byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
211 bcs UpdLeave
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
212 sta <D.Hour
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
213 bsr SerRead Read minute byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
214 bcs UpdLeave
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
215 sta <D.Min
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
216 bsr SerRead Read second byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
217 bcs UpdLeave
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
218 sta <D.Sec
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
219 bsr SerRead Read day of week (0-6) byte
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
220 UpdLeave puls cc,x,y,pc
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
221
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
222 use bbread.asm
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
223
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
224 ENDC
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
225
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
226
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
227 *
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
228 * Clock IRQ Entry Point
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
229 *
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
230 ClockIRQ clra
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
231 tfr a,dp set direct page to zero
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
232 lda PIA.U4+3 get hw byte
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
233 bmi L0032 branch if sync flag on
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
234 jmp [>D.SvcIRQ]
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
235 L0032 lda PIA.U4+2 clear interrupt?
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
236 dec <D.Tick decrement tick counter
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
237 bne L007F go around if not zero
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
238 ldd <D.Min get minutes/seconds
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
239 * Seconds increment
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
240 incb increment seconds
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
241 cmpb #60 full minute?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
242 bcs L0079 nope...
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
243
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
244 IFNE RTCBB+RTCTC3+RTCDriveWire
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
245 *
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
246 * Hardware clock code
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
247 *
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
248
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
249 lbsr UpdTime
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
250 bra L007B
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
251
1000
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
252 ELSE
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
253 *
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
254 * Software clock code
da4002e207e3 Added DriveWire support to clock module
boisy
parents: 506
diff changeset
255 *
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
256 * Minutes increment
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
257 inca else increment minute
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
258 cmpa #60 full hour?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
259 bcs L0078 nope...
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
260 ldd <D.Day else increment day
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
261 * Hour increment
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
262 incb increment hour
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
263 cmpb #24 past 23rd hour?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
264 bcs L0075 branch if not
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
265 * Day increment
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
266 inca else increment day
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
267 leax >MonthChk,pcr
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
268 ldb <D.Month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
269 * cmpb #3 is this February?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
270 * bne L005F
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
271 * ldb <D.Year check year
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
272 * beq L005F if century, it's a leap year
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
273 * andb #$03 leap year? (divisible by 4)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
274 * beq L0060 nope
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
275 *L005F inca
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
276 *L0060 ldb <D.Month get month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
277 cmpa b,x compare days to max days
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
278 bls L0074 branch if ok
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
279 cmpb #2 is this February?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
280 bne L006X if not, go on to year/month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
281 * Leap year cases checked here
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
282 ldb <D.Year else check for leap year cases
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
283 beq L006X branch if year 1900
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
284 cmpb #200 is it 1900+200 (2100)?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
285 beq L006X if so, branch
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
286 andb #$03 see if 2^4 bit set (leap year)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
287 cmpd #$1D00 29th on leap year?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
288 beq L0074 it's a leap year...
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
289 L006X ldd <D.Year else get year and month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
290 * Month increment
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
291 incb increment month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
292 cmpb #13 past December?
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
293 bcs L0070 branch if not
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
294 * Year increment
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
295 inca else in year
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
296 ldb #1 and start month in January
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
297 L0070 std <D.Year update year/month
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
298 lda #1 new month, first day
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
299 L0074 clrb hour 0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
300 L0075 std <D.Day update day/hour
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
301 clra 0 minutes
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
302 L0078 clrb 0 seconds
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
303
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
304 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
305
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
306 L0079 std <D.Min update min/sec
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
307 L007B lda <D.TSec
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
308 sta <D.Tick
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
309 L007F clra
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
310 pshs a
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
311 ldy <D.CLTB
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
312 bra L009E
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
313 L0087 ldd ,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
314 subd #$0001
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
315 bne L009C
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
316 lda #$01
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
317 sta ,s
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
318 lda $04,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
319 beq L00B8
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
320 L0096 ora #$01
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
321 sta $04,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
322 ldd $02,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
323 L009C std ,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
324 L009E ldx ,y++
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
325 bne L0087
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
326 lda ,s+
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
327 beq L00B4
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
328 ldx <D.Proc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
329 beq L00AE
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
330 tst P$State,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
331 bpl L00BC branch if sysstate not set
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
332 L00AE jsr [>D.Poll]
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
333 bcc L00AE
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
334 L00B4 jmp [>D.AltIRQ]
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
335 L00B8 bsr L00DD
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
336 bra L0096
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
337 L00BC leay >L00C4,pcr
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
338 jmp [>D.URtoSs]
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
339 L00C4 jsr [>D.Poll]
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
340 bcc L00C4
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
341 ldx <D.Proc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
342 ldb P$State,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
343 andb #^SysState turn off sysstate bit
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
344 stb P$State,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
345 ldd <P$SWI2,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
346 std <D.SWI2
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
347 ldd <D.UsrIRQ
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
348 std <D.SvcIRQ
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
349 bra L00B4
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
350 L00DD pshs y,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
351 L00DF ldx ,y++
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
352 stx -$04,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
353 bne L00DF
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
354 puls y,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
355 leay -2,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
356 rts
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
357
87
39ea0a63ce31 F$VIRQ in place of Unknown label
boisy
parents: 62
diff changeset
358 FVIRQ pshs cc
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
359 orcc #FIRQMask+IRQMask
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
360 ldy <D.CLTB
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
361 ldx <D.Init
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
362 ldb PollCnt,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
363 ldx R$X,u
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
364 beq L0118
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
365 tst ,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
366 beq L010C
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
367 subb #$02
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
368 lslb
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
369 leay b,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
370 tst ,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
371 bne L0128
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
372 L0106 tst ,--y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
373 beq L0106
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
374 leay $02,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
375 L010C ldx R$Y,u
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
376 stx ,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
377 ldy R$D,u
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
378 sty ,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
379 bra L0124
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
380 L0118 leax R$Y,u
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
381 L011A tst ,y
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
382 beq L0124
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
383 cmpx ,y++
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
384 bne L011A
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
385 bsr L00DD
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
386 L0124 puls cc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
387 clrb
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
388 rts
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
389 L0128 puls cc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
390 comb
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
391 ldb #E$Poll
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
392 rts
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
393
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
394 ClkEnt equ *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
395 pshs dp,cc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
396 clra
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
397 tfr a,dp
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
398
62
0817702b8a2e clock.asm now references TPS, defsfile references systype
boisy
parents: 0
diff changeset
399 lda #TPS
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
400
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
401 sta <D.TSec
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
402 sta <D.Tick
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
403
62
0817702b8a2e clock.asm now references TPS, defsfile references systype
boisy
parents: 0
diff changeset
404 lda #TPS/10
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
405
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
406 sta <D.TSlice
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
407 sta <D.Slice
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
408 orcc #FIRQMask+IRQMask mask ints
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
409 leax >ClockIRQ,pcr
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
410 stx <D.IRQ
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
411 * install system calls
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
412 leay >SysTbl,pcr
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
413 os9 F$SSvc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
414 ldx #PIA.U4
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
415 clra
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
416 sta 1,x change PIA.U4 side A to DDR
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
417 sta ,x clear PIA.U4 side A
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
418 sta 3,x change PIA.U4 side B to DDR
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
419 coma complement A side A
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
420 sta 2,x write all 1's to PIA.U4 side B
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
421 lda #$34
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
422 sta 1,x PIA.U4 side A to I/O reg
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
423 lda #$3F
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
424 sta 3,x PIA.U4 side B to I/O reg
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
425 lda 2,x
506
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
426
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
427 IFEQ SOFT
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
428
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
429 lbsr UpdTime Update time from RTC if one
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
430
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
431 ENDC
4f81e616d397 clock.asm now has B&B and TC^3 clock code
boisy
parents: 201
diff changeset
432
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
433 puls pc,dp,cc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
434
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
435 * F$Time system call code
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
436 FTime ldx R$X,u
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
437 ldd <D.Year
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
438 std ,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
439 ldd <D.Day
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
440 std 2,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
441 ldd <D.Min
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
442 std 4,x
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
443 clrb
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
444 rts
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
445
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
446 emod
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
447 eom equ *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
448 end