annotate level2/mc09l2/port.mak @ 3226:9749d0dfc4a2

Changed a puls PC to rts to save cycles
author David Ladd <drencor-xeen@users.sourceforge.net>
date Sat, 20 Jan 2018 19:32:22 -0600
parents e1aadba01e81
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
3131
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
1 PORT = mc09
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
2 MACHINE = Multicomp09 FPGA-based Computer
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
3 CPU = 6809
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
4 LEVEL = 2
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
5 TELNET_PORT = 6809
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
6 HTTPD_PORT = 8809
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
7
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
8 include $(NITROS9DIR)/rules.mak
e1aadba01e81 Add new Level 2 port for Multicomp09 "mc09l2"
Neal Crook <foofoobedoo@gmail.com>
parents:
diff changeset
9