Mercurial > hg > Members > kono > nitros9-code

annotate level2/modules/ftdd.asm @ 3226:9749d0dfc4a2

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Changed a puls PC to rts to save cycles
author David Ladd <drencor-xeen@users.sourceforge.net>
date Sat, 20 Jan 2018 19:32:22 -0600
parents 8e804211cb25
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
508
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
1 ********************************************************************
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
2 * FTDD - VRN (VIRQ/RAM/NIL driver) device descriptor
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
3 *
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
4 * $Id$
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
5 *
1348
8e804211cb25 Fixed sources to have new style change logs at top
boisy
parents: 1289
diff changeset
6 * Edt/Rev YYYY/MM/DD Modified by
8e804211cb25 Fixed sources to have new style change logs at top
boisy
parents: 1289
diff changeset
7 * Comment
508
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
8 * ------------------------------------------------------------------
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
9
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
10 nam FTDD
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
11 ttl VRN (VIRQ/RAM/Nil driver) device descriptor
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
12
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
13 ifp1
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
14 use defsfile
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
15 endc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
16
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
17 Edtn equ 1
1289
d13864ef3317 Changed to rev 0
boisy
parents: 508
diff changeset
18 rev equ 0
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
19
1289
d13864ef3317 Changed to rev 0
boisy
parents: 508
diff changeset
20 mod ModSize,DvcNam,Devic+Objct,ReEnt+rev,MgrNam,DrvNam
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
21
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
22 fcb UPDAT. access mode(s)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
23 fcb $07 hardware page
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
24 fdb $FF01 hardware port
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
25 fcb OptSize
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
26 OptStart fcb DT.SCF
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
27 OptSize equ *-OptStart
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
28 MgrNam fcs "SCF"
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
29 DrvNam fcs "VRN"
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
30 DvcNam fcs "FTDD"
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
31 fcb Edtn
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
32
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
33 emod
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
34 ModSize equ *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
35 end