Mercurial > hg > Members > kono > nitros9-code
view lib/systype.a @ 2772:0a3f4d8ea6d5
Found ENDC in wrong location in dwread.asm and dwwrite.asm. Corrected.
Moved the native 6309 code in dwread.asm and dwwrite.asm into the H6309 labeled area and changed IFEQ H6309 to IFNE H6309. Also moved the 57600bps 6809 code to the default location. This change had been done in the old dwread.asm and dwwrite.asm files to make it easier to follow. Though these two files were overwritten from the HDBDOS project dwread.asm and dwwrite.asm files. So this conversion needed to be done again so it made the source easier to follow.
| author | drencor-xeen |
|---|---|
| date | Wed, 23 Jan 2013 12:36:55 -0600 |
| parents | 39d0df63f56d |
| children | aaba193af04f |
line wrap: on
line source
******************************************************************** * SysType - NitrOS-9 System Specific Definitions * * $Id$ * * Edt/Rev YYYY/MM/DD Modified by * Comment * ------------------------------------------------------------------ * 1998/10/13 Boisy G. Pitre * Added defs by Bruce Isted from his Eliminator archive. * * 1998/10/31 Boisy G. Pitre * Merged cc3global.defs into this file. * * 2002/04/30 Boisy G. Pitre * Merged Level One and Level Two sysdefs. * * 2002/06/22 Boisy G. Pitre * Removed PIA.U4 and PIA.U8, improved comments * * 2003/11/05 Robert Gault * Made changes in window globals and grfdrv memory to handle regW * in 6809 systems. * * 2003/11/30 Boisy G. Pitre * Statics now are prefaced with V. to identify them easier in source. * * 2004/07/18 Boisy G. Pitre * Moved CoCo 3 Window stuff into cc3iodefs NAM SysType IFEQ Level-1 TTL NitrOS-9 Level 1 System Type Definitions ELSE IFEQ Level-2 TTL NitrOS-9 Level 2 System Type Definitions ENDC IFEQ Level-3 TTL NitrOS-9 Level 3 System Type Definitions ENDC ENDC ********************** * CPU Type Definitions * Color: SET 1 Color3: SET 2 IFEQ Level-1 CPUType: SET Color ELSE CPUType: SET Color3 ENDC ****************************** * Clock Speed Type Definitions * OneMHz: EQU 1 TwoMHz: EQU 2 IFEQ CPUType-Color CPUSpeed: SET OneMHz ELSE CPUSpeed: SET TwoMHz ENDC ********************************** * Power Line Frequency Definitions * Hz50: EQU 1 Assemble clock for 50 hz power Hz60: EQU 2 Assemble clock for 60 hz power PwrLnFrq: SET Hz60 Set to Appropriate freq ********************************** * Ticks per second * IFEQ PwrLnFrq-Hz50 TkPerSec: SET 50 ELSE TkPerSec: SET 60 ENDC ****************** * ACIA type set up * csect ACIA6850: RMB 1 MC6850 acia. ACIA6551: RMB 1 SY6551 acia. ACIA2661: RMB 1 SC2661 acia. ACIATYPE: SET ACIA6551 endsect **************************************** * Special character Bit position equates * SHIFTBIT: EQU %00000001 CNTRLBIT: EQU %00000010 ALTERBIT: EQU %00000100 UPBIT: EQU %00001000 DOWNBIT: EQU %00010000 LEFTBIT: EQU %00100000 RIGHTBIT: EQU %01000000 SPACEBIT: EQU %10000000 ****************** * Device addresses for miscellaneous hardware * A.AciaP: SET $FF68 Aciapak Address A.ModP: SET $FF6C ModPak Address DPort: SET $FF40 Disk controller base address MPI.Slct: SET $FF7F Multi-Pak slot select MPI.Slot: SET $03 Multi-Pak default slot PIA0Base: EQU $FF00 PIA1Base: EQU $FF20 ****************** * VDG Devices * A.TermV: SET $FFC0 VDG Term A.V1: SET $FFC1 Possible additional VDG Devices A.V2: SET $FFC2 A.V3: SET $FFC3 A.V4: SET $FFC4 A.V5: SET $FFC5 A.V6: SET $FFC6 A.V7: SET $FFC7 IFEQ Level-1 ************************************************* * * NitrOS-9 Level 1 Section * ************************************************* HW.Page: SET $FF Device descriptor hardware page ELSE ************************************************* * * NitrOS-9 Level 2 Section * ************************************************* **************************************** * Dynamic Address Translator Definitions * DAT.BlCt: EQU 8 D.A.T. blocks/address space DAT.BlSz: EQU (256/DAT.BlCt)*256 D.A.T. block size DAT.ImSz: EQU DAT.BlCt*2 D.A.T. Image size DAT.Addr: EQU -(DAT.BlSz/256) D.A.T. MSB Address bits DAT.Task: EQU $FF91 Task Register address DAT.TkCt: EQU 32 Number of DAT Tasks DAT.Regs: EQU $FFA0 DAT Block Registers base address DAT.Free: EQU $333E Free Block Number DAT.BlMx: EQU $3F Maximum Block number DAT.BMSz: EQU $40 Memory Block Map size DAT.WrPr: EQU 0 no write protect DAT.WrEn: EQU 0 no write enable SysTask: EQU 0 Coco System Task number IOBlock: EQU $3F ROMBlock: EQU $3F IOAddr: EQU $7F ROMCount: EQU 1 number of blocks of ROM (High RAM Block) RAMCount: EQU 1 initial blocks of RAM MoveBlks: EQU DAT.BlCt-ROMCount-2 Block numbers used for copies BlockTyp: EQU 1 chk only first bytes of RAM block ByteType: EQU 2 chk entire block of RAM Limited: EQU 1 chk only upper memory for ROM modules UnLimitd: EQU 2 chk all NotRAM for modules * NOTE: this check assumes any NotRAM with a module will * always start with $87CD in first two bytes of block RAMCheck: EQU BlockTyp chk only beg bytes of block ROMCheck: EQU Limited chk only upper few blocks for ROM LastRAM: EQU IOBlock maximum RAM block number *************************** * Color Computer 3 Specific * MappedIO: EQU true (Actually False but it works better this way) ******************** * Hardware addresses * GIMERegs: EQU $FF00 Base address of GIME registers IrqEnR: EQU $FF92 GIME IRQ enable/status register BordReg: EQU $FF9A Border color register PalAdr: EQU $FFB0 Palette registers HW.Page: SET $07 Device descriptor hardware page ENDC