|
121
|
1 //===- ARC.td - Describe the ARC Target Machine ------------*- tablegen -*-===//
|
|
|
2 //
|
|
|
3 // The LLVM Compiler Infrastructure
|
|
|
4 //
|
|
|
5 // This file is distributed under the University of Illinois Open Source
|
|
|
6 // License. See LICENSE.TXT for details.
|
|
|
7 //
|
|
|
8 //===----------------------------------------------------------------------===//
|
|
|
9
|
|
|
10 include "llvm/Target/Target.td"
|
|
|
11
|
|
|
12 include "ARCRegisterInfo.td"
|
|
|
13 include "ARCInstrInfo.td"
|
|
|
14 include "ARCCallingConv.td"
|
|
|
15
|
|
|
16 def ARCInstrInfo : InstrInfo;
|
|
|
17
|
|
|
18 class Proc<string Name, list<SubtargetFeature> Features>
|
|
|
19 : Processor<Name, NoItineraries, Features>;
|
|
|
20
|
|
|
21 def : Proc<"generic", []>;
|
|
|
22
|
|
|
23 def ARC : Target {
|
|
|
24 let InstructionSet = ARCInstrInfo;
|
|
|
25 }
|
