0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
1 ; RUN: llc < %s -march=mipsel -mcpu=mips32r2 | FileCheck %s -check-prefix=MIPS32
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
2 ; RUN: llc < %s -march=mips64el -mcpu=mips64r2 | FileCheck %s -check-prefix=MIPS64
|
77
|
3 ; RUN: llc < %s -mtriple=mipsel-linux-gnu -march=mipsel -mcpu=mips32r2 -mattr=+mips16 | FileCheck %s -check-prefix=MIPS16
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
4
|
83
|
5 define i32 @bswap32(i32 signext %x) nounwind readnone {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
6 entry:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
7 ; MIPS32-LABEL: bswap32:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
8 ; MIPS32: wsbh $[[R0:[0-9]+]]
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
9 ; MIPS32: rotr ${{[0-9]+}}, $[[R0]], 16
|
77
|
10
|
|
11 ; MIPS64-LABEL: bswap32:
|
|
12 ; MIPS64: wsbh $[[R0:[0-9]+]]
|
|
13 ; MIPS64: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
14
|
|
15 ; MIPS16-LABEL: bswap32:
|
|
16 ; MIPS16-DAG: srl $[[R0:[0-9]+]], $4, 8
|
|
17 ; MIPS16-DAG: srl $[[R1:[0-9]+]], $4, 24
|
|
18 ; MIPS16-DAG: sll $[[R2:[0-9]+]], $4, 8
|
|
19 ; MIPS16-DAG: sll $[[R3:[0-9]+]], $4, 24
|
|
20 ; MIPS16-DAG: li $[[R4:[0-9]+]], 65280
|
|
21 ; MIPS16-DAG: and $[[R4]], $[[R0]]
|
|
22 ; MIPS16-DAG: or $[[R1]], $[[R4]]
|
|
23 ; MIPS16-DAG: lw $[[R7:[0-9]+]], $CPI
|
|
24 ; MIPS16-DAG: and $[[R7]], $[[R2]]
|
|
25 ; MIPS16-DAG: or $[[R3]], $[[R7]]
|
|
26 ; MIPS16-DAG: or $[[R3]], $[[R1]]
|
|
27
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
28 %or.3 = call i32 @llvm.bswap.i32(i32 %x)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
29 ret i32 %or.3
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
30 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
31
|
83
|
32 define i64 @bswap64(i64 signext %x) nounwind readnone {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
33 entry:
|
77
|
34 ; MIPS32-LABEL: bswap64:
|
|
35 ; MIPS32: wsbh $[[R0:[0-9]+]]
|
|
36 ; MIPS32: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
37 ; MIPS32: wsbh $[[R0:[0-9]+]]
|
|
38 ; MIPS32: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
39
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
40 ; MIPS64-LABEL: bswap64:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
41 ; MIPS64: dsbh $[[R0:[0-9]+]]
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
42 ; MIPS64: dshd ${{[0-9]+}}, $[[R0]]
|
77
|
43
|
|
44 ; MIPS16-LABEL: bswap64:
|
|
45 ; MIPS16-DAG: srl $[[R0:[0-9]+]], $5, 8
|
|
46 ; MIPS16-DAG: srl $[[R1:[0-9]+]], $5, 24
|
|
47 ; MIPS16-DAG: sll $[[R2:[0-9]+]], $5, 8
|
|
48 ; MIPS16-DAG: sll $[[R3:[0-9]+]], $5, 24
|
|
49 ; MIPS16-DAG: li $[[R4:[0-9]+]], 65280
|
|
50 ; MIPS16-DAG: and $[[R0]], $[[R4]]
|
|
51 ; MIPS16-DAG: or $[[R1]], $[[R0]]
|
|
52 ; MIPS16-DAG: lw $[[R7:[0-9]+]], 1f
|
|
53 ; MIPS16-DAG: and $[[R2]], $[[R7]]
|
|
54 ; MIPS16-DAG: or $[[R3]], $[[R2]]
|
|
55 ; MIPS16-DAG: or $[[R3]], $[[R1]]
|
|
56 ; MIPS16-DAG: srl $[[R0:[0-9]+]], $4, 8
|
|
57 ; MIPS16-DAG: srl $[[R1:[0-9]+]], $4, 24
|
|
58 ; MIPS16-DAG: sll $[[R2:[0-9]+]], $4, 8
|
|
59 ; MIPS16-DAG: sll $[[R3:[0-9]+]], $4, 24
|
|
60 ; MIPS16-DAG: li $[[R4:[0-9]+]], 65280
|
|
61 ; MIPS16-DAG: and $[[R0]], $[[R4]]
|
|
62 ; MIPS16-DAG: or $[[R1]], $[[R0]]
|
|
63 ; MIPS16-DAG: lw $[[R7:[0-9]+]], 1f
|
|
64 ; MIPS16-DAG: and $[[R2]], $[[R7]]
|
|
65 ; MIPS16-DAG: or $[[R3]], $[[R2]]
|
|
66 ; MIPS16-DAG: or $[[R3]], $[[R1]]
|
|
67
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
68 %or.7 = call i64 @llvm.bswap.i64(i64 %x)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
69 ret i64 %or.7
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
70 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
71
|
77
|
72 define <4 x i32> @bswapv4i32(<4 x i32> %x) nounwind readnone {
|
|
73 entry:
|
|
74 ; MIPS32-LABEL: bswapv4i32:
|
83
|
75 ; MIPS32-DAG: wsbh $[[R0:[0-9]+]]
|
|
76 ; MIPS32-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
77 ; MIPS32-DAG: wsbh $[[R0:[0-9]+]]
|
|
78 ; MIPS32-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
79 ; MIPS32-DAG: wsbh $[[R0:[0-9]+]]
|
|
80 ; MIPS32-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
81 ; MIPS32-DAG: wsbh $[[R0:[0-9]+]]
|
|
82 ; MIPS32-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
77
|
83
|
|
84 ; MIPS64-LABEL: bswapv4i32:
|
83
|
85 ; MIPS64-DAG: wsbh $[[R0:[0-9]+]]
|
|
86 ; MIPS64-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
87 ; MIPS64-DAG: wsbh $[[R0:[0-9]+]]
|
|
88 ; MIPS64-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
89 ; MIPS64-DAG: wsbh $[[R0:[0-9]+]]
|
|
90 ; MIPS64-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
|
91 ; MIPS64-DAG: wsbh $[[R0:[0-9]+]]
|
|
92 ; MIPS64-DAG: rotr ${{[0-9]+}}, $[[R0]], 16
|
77
|
93
|
|
94 ; Don't bother with a MIPS16 version. It's just bswap32 repeated four times and
|
|
95 ; would be very long
|
|
96
|
|
97 %ret = call <4 x i32> @llvm.bswap.v4i32(<4 x i32> %x)
|
|
98 ret <4 x i32> %ret
|
|
99 }
|
|
100
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
101 declare i32 @llvm.bswap.i32(i32) nounwind readnone
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
102
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
103 declare i64 @llvm.bswap.i64(i64) nounwind readnone
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
104
|
77
|
105 declare <4 x i32> @llvm.bswap.v4i32(<4 x i32>) nounwind readnone
|