annotate test/CodeGen/AMDGPU/debugger-emit-prologue.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -O0 -mtriple=amdgcn--amdhsa -mcpu=fiji -mattr=+amdgpu-debugger-emit-prologue -verify-machineinstrs < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; RUN: llc -O0 -mtriple=amdgcn--amdhsa -mcpu=fiji -verify-machineinstrs < %s | FileCheck %s --check-prefix=NOATTR
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; CHECK: debug_wavefront_private_segment_offset_sgpr = [[SOFF:[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; CHECK: debug_private_segment_buffer_sgpr = [[SREG:[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; CHECK: v_mov_b32_e32 [[WGIDX:v[0-9]+]], s{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; CHECK: buffer_store_dword [[WGIDX]], off, s[{{[0-9]+:[0-9]+}}], s[[SOFF]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; CHECK: buffer_store_dword v0, off, s[{{[0-9]+:[0-9]+}}], s[[SOFF]] offset:16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; CHECK: v_mov_b32_e32 [[WGIDY:v[0-9]+]], s{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; CHECK: buffer_store_dword [[WGIDY]], off, s[{{[0-9]+:[0-9]+}}], s[[SOFF]] offset:4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ; CHECK: buffer_store_dword v1, off, s[{{[0-9]+:[0-9]+}}], s[[SOFF]] offset:20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ; CHECK: v_mov_b32_e32 [[WGIDZ:v[0-9]+]], s{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 ; CHECK: buffer_store_dword [[WGIDZ]], off, s[{{[0-9]+:[0-9]+}}], s[[SOFF]] offset:8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ; CHECK: buffer_store_dword v2, off, s[{{[0-9]+:[0-9]+}}], s[[SOFF]] offset:24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ; CHECK: DebuggerWavefrontPrivateSegmentOffsetSGPR: s[[SOFF]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 ; CHECK: DebuggerPrivateSegmentBufferSGPR: s[[SREG]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 ; NOATTR-NOT: DebuggerWavefrontPrivateSegmentOffsetSGPR
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ; NOATTR-NOT: DebuggerPrivateSegmentBufferSGPR
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 ; Function Attrs: nounwind
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
26 define amdgpu_kernel void @test(i32 addrspace(1)* %A) #0 !dbg !12 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 %A.addr = alloca i32 addrspace(1)*, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 store i32 addrspace(1)* %A, i32 addrspace(1)** %A.addr, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 call void @llvm.dbg.declare(metadata i32 addrspace(1)** %A.addr, metadata !17, metadata !18), !dbg !19
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 %0 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4, !dbg !20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 %arrayidx = getelementptr inbounds i32, i32 addrspace(1)* %0, i32 0, !dbg !20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 store i32 1, i32 addrspace(1)* %arrayidx, align 4, !dbg !21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 %1 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4, !dbg !22
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 %arrayidx1 = getelementptr inbounds i32, i32 addrspace(1)* %1, i32 1, !dbg !22
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 store i32 2, i32 addrspace(1)* %arrayidx1, align 4, !dbg !23
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 %2 = load i32 addrspace(1)*, i32 addrspace(1)** %A.addr, align 4, !dbg !24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 %arrayidx2 = getelementptr inbounds i32, i32 addrspace(1)* %2, i32 2, !dbg !24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 store i32 3, i32 addrspace(1)* %arrayidx2, align 4, !dbg !25
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 ret void, !dbg !26
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 ; Function Attrs: nounwind readnone
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 declare void @llvm.dbg.declare(metadata, metadata, metadata) #1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 attributes #0 = { nounwind "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="fiji" "unsafe-fp-math"="false" "use-soft-float"="false" }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 attributes #1 = { nounwind readnone }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 !llvm.dbg.cu = !{!0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 !opencl.kernels = !{!3}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 !llvm.module.flags = !{!9, !10}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 !llvm.ident = !{!11}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 !0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: "clang version 3.9.0 (trunk 269772)", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 !1 = !DIFile(filename: "test01.cl", directory: "/home/kzhuravl/Lightning/testing")
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56 !2 = !{}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 !3 = !{void (i32 addrspace(1)*)* @test, !4, !5, !6, !7, !8}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 !4 = !{!"kernel_arg_addr_space", i32 1}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59 !5 = !{!"kernel_arg_access_qual", !"none"}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 !6 = !{!"kernel_arg_type", !"int*"}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 !7 = !{!"kernel_arg_base_type", !"int*"}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 !8 = !{!"kernel_arg_type_qual", !""}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63 !9 = !{i32 2, !"Dwarf Version", i32 2}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 !10 = !{i32 2, !"Debug Info Version", i32 3}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 !11 = !{!"clang version 3.9.0 (trunk 269772)"}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 !12 = distinct !DISubprogram(name: "test", scope: !1, file: !1, line: 1, type: !13, isLocal: false, isDefinition: true, scopeLine: 1, flags: DIFlagPrototyped, isOptimized: false, unit: !0, variables: !2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 !13 = !DISubroutineType(types: !14)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 !14 = !{null, !15}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 !15 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !16, size: 64, align: 32)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 !16 = !DIBasicType(name: "int", size: 32, align: 32, encoding: DW_ATE_signed)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 !17 = !DILocalVariable(name: "A", arg: 1, scope: !12, file: !1, line: 1, type: !15)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 !18 = !DIExpression()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 !19 = !DILocation(line: 1, column: 30, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 !20 = !DILocation(line: 2, column: 3, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 !21 = !DILocation(line: 2, column: 8, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 !22 = !DILocation(line: 3, column: 3, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 !23 = !DILocation(line: 3, column: 8, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 !24 = !DILocation(line: 4, column: 3, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 !25 = !DILocation(line: 4, column: 8, scope: !12)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 !26 = !DILocation(line: 5, column: 1, scope: !12)