annotate test/CodeGen/AMDGPU/fract.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN-SAFE -check-prefix=GCN -check-prefix=SI %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
2 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=bonaire -verify-machineinstrs < %s | FileCheck -check-prefix=GCN-SAFE -check-prefix=GCN -check-prefix=CI %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
3 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=GCN-SAFE -check-prefix=GCN -check-prefix=FUNC %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
4 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -verify-machineinstrs -enable-unsafe-fp-math < %s | FileCheck -check-prefix=GCN-UNSAFE -check-prefix=GCN %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
5 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs -enable-unsafe-fp-math < %s | FileCheck -check-prefix=GCN-UNSAFE -check-prefix=GCN %s
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
6
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
7 declare float @llvm.fabs.f32(float) #0
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
8 declare float @llvm.floor.f32(float) #0
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
9
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
10 ; GCN-LABEL: {{^}}fract_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
11 ; GCN-SAFE: v_floor_f32_e32 [[FLR:v[0-9]+]], [[INPUT:v[0-9]+]]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
12 ; GCN-SAFE: v_sub_f32_e32 [[RESULT:v[0-9]+]], [[INPUT]], [[FLR]]
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
13
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
14 ; GCN-UNSAFE: v_fract_f32_e32 [[RESULT:v[0-9]+]], [[INPUT:v[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
15
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
16 ; GCN: buffer_store_dword [[RESULT]]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
17 define amdgpu_kernel void @fract_f32(float addrspace(1)* %out, float addrspace(1)* %src) #1 {
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
18 %x = load float, float addrspace(1)* %src
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
19 %floor.x = call float @llvm.floor.f32(float %x)
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
20 %fract = fsub float %x, %floor.x
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
21 store float %fract, float addrspace(1)* %out
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
22 ret void
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
23 }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
24
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
25 ; GCN-LABEL: {{^}}fract_f32_neg:
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
26 ; GCN-SAFE: v_floor_f32_e64 [[FLR:v[0-9]+]], -[[INPUT:v[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
27 ; GCN-SAFE: v_sub_f32_e64 [[RESULT:v[0-9]+]], -[[INPUT]], [[FLR]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
28
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
29 ; GCN-UNSAFE: v_fract_f32_e64 [[RESULT:v[0-9]+]], -[[INPUT:v[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
30
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
31 ; GCN: buffer_store_dword [[RESULT]]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
32 define amdgpu_kernel void @fract_f32_neg(float addrspace(1)* %out, float addrspace(1)* %src) #1 {
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
33 %x = load float, float addrspace(1)* %src
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
34 %x.neg = fsub float -0.0, %x
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
35 %floor.x.neg = call float @llvm.floor.f32(float %x.neg)
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
36 %fract = fsub float %x.neg, %floor.x.neg
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
37 store float %fract, float addrspace(1)* %out
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
38 ret void
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
39 }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
40
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
41 ; GCN-LABEL: {{^}}fract_f32_neg_abs:
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
42 ; GCN-SAFE: v_floor_f32_e64 [[FLR:v[0-9]+]], -|[[INPUT:v[0-9]+]]|
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
43 ; GCN-SAFE: v_sub_f32_e64 [[RESULT:v[0-9]+]], -|[[INPUT]]|, [[FLR]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
44
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
45 ; GCN-UNSAFE: v_fract_f32_e64 [[RESULT:v[0-9]+]], -|[[INPUT:v[0-9]+]]|
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
46
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
47 ; GCN: buffer_store_dword [[RESULT]]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
48 define amdgpu_kernel void @fract_f32_neg_abs(float addrspace(1)* %out, float addrspace(1)* %src) #1 {
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
49 %x = load float, float addrspace(1)* %src
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
50 %abs.x = call float @llvm.fabs.f32(float %x)
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
51 %neg.abs.x = fsub float -0.0, %abs.x
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
52 %floor.neg.abs.x = call float @llvm.floor.f32(float %neg.abs.x)
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
53 %fract = fsub float %neg.abs.x, %floor.neg.abs.x
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
54 store float %fract, float addrspace(1)* %out
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
55 ret void
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
56 }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
57
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
58 ; GCN-LABEL: {{^}}multi_use_floor_fract_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
59 ; GCN-UNSAFE-DAG: v_floor_f32_e32 [[FLOOR:v[0-9]+]], [[INPUT:v[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
60 ; GCN-UNSAFE-DAG: v_fract_f32_e32 [[FRACT:v[0-9]+]], [[INPUT:v[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
61
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
62 ; GCN-UNSAFE: buffer_store_dword [[FLOOR]]
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
63 ; GCN-UNSAFE: buffer_store_dword [[FRACT]]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
64 define amdgpu_kernel void @multi_use_floor_fract_f32(float addrspace(1)* %out, float addrspace(1)* %src) #1 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
65 %x = load float, float addrspace(1)* %src
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
66 %floor.x = call float @llvm.floor.f32(float %x)
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
67 %fract = fsub float %x, %floor.x
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
68 store volatile float %floor.x, float addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
69 store volatile float %fract, float addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
70 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
71 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
72
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
73 attributes #0 = { nounwind readnone }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents:
diff changeset
74 attributes #1 = { nounwind }