annotate test/CodeGen/AMDGPU/kernarg-stack-alignment.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -O0 -march=amdgcn -verify-machineinstrs < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; Test that the alignment of kernel arguments does not impact the
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; alignment of the stack
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; CHECK-LABEL: {{^}}no_args:
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
7 ; CHECK: ScratchSize: 5{{$}}
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
8 define amdgpu_kernel void @no_args() {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 %alloca = alloca i8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 store volatile i8 0, i8* %alloca
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ; CHECK-LABEL: {{^}}force_align32:
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
15 ; CHECK: ScratchSize: 5{{$}}
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
16 define amdgpu_kernel void @force_align32(<8 x i32>) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 %alloca = alloca i8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 store volatile i8 0, i8* %alloca
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 ; CHECK-LABEL: {{^}}force_align64:
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
23 ; CHECK: ScratchSize: 5{{$}}
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
24 define amdgpu_kernel void @force_align64(<16 x i32>) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 %alloca = alloca i8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 store volatile i8 0, i8* %alloca
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 ; CHECK-LABEL: {{^}}force_align128:
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
31 ; CHECK: ScratchSize: 5{{$}}
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
32 define amdgpu_kernel void @force_align128(<32 x i32>) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 %alloca = alloca i8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 store volatile i8 0, i8* %alloca
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 ; CHECK-LABEL: {{^}}force_align256:
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
39 ; CHECK: ScratchSize: 5{{$}}
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
40 define amdgpu_kernel void @force_align256(<64 x i32>) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 %alloca = alloca i8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 store volatile i8 0, i8* %alloca
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 }