annotate test/CodeGen/AMDGPU/llvm.amdgcn.sad.u8.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; RUN: llc -march=amdgcn -mcpu=fiji -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 declare i32 @llvm.amdgcn.sad.u8(i32, i32, i32) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; GCN-LABEL: {{^}}v_sad_u8:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; GCN: v_sad_u8 v{{[0-9]+}}, s{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
8 define amdgpu_kernel void @v_sad_u8(i32 addrspace(1)* %out, i32 %src) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 %result= call i32 @llvm.amdgcn.sad.u8(i32 %src, i32 100, i32 100) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 store i32 %result, i32 addrspace(1)* %out, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ; GCN-LABEL: {{^}}v_sad_u8_non_immediate:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ; GCN: v_sad_u8 v{{[0-9]+}}, s{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
16 define amdgpu_kernel void @v_sad_u8_non_immediate(i32 addrspace(1)* %out, i32 %src, i32 %a, i32 %b) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 %result= call i32 @llvm.amdgcn.sad.u8(i32 %src, i32 %a, i32 %b) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 store i32 %result, i32 addrspace(1)* %out, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 attributes #0 = { nounwind readnone }