annotate test/CodeGen/AMDGPU/load-global-i64.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-NOHSA -check-prefix=FUNC %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
2 ; RUN: llc -amdgpu-scalarize-global-loads=false -mtriple=amdgcn--amdhsa -mcpu=kaveri -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-HSA -check-prefix=FUNC %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
3 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=GCN-NOHSA -check-prefix=FUNC %s
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
5 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=r600 -mcpu=redwood < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
6 ; RUN: llc -amdgpu-scalarize-global-loads=false -march=r600 -mcpu=cayman < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; FUNC-LABEL: {{^}}global_load_i64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; GCN-NOHSA: buffer_load_dwordx2 [[VAL:v\[[0-9]+:[0-9]+\]]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; GCN-NOHSA: buffer_store_dwordx2 [[VAL]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; GCN-HSA: flat_load_dwordx2 [[VAL:v\[[0-9]+:[0-9]+\]]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ; GCN-HSA: flat_store_dwordx2 {{v\[[0-9]+:[0-9]+\]}}, [[VAL]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ; EG: VTX_READ_64
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
16 define amdgpu_kernel void @global_load_i64(i64 addrspace(1)* %out, i64 addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 %ld = load i64, i64 addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 store i64 %ld, i64 addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 ; FUNC-LABEL: {{^}}global_load_v2i64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 ; EG: VTX_READ_128
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
27 define amdgpu_kernel void @global_load_v2i64(<2 x i64> addrspace(1)* %out, <2 x i64> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 %ld = load <2 x i64>, <2 x i64> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 store <2 x i64> %ld, <2 x i64> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 ; FUNC-LABEL: {{^}}global_load_v3i64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 ; EG: VTX_READ_128
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
43 define amdgpu_kernel void @global_load_v3i64(<3 x i64> addrspace(1)* %out, <3 x i64> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 %ld = load <3 x i64>, <3 x i64> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 store <3 x i64> %ld, <3 x i64> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 ; FUNC-LABEL: {{^}}global_load_v4i64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 ; EG: VTX_READ_128
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
59 define amdgpu_kernel void @global_load_v4i64(<4 x i64> addrspace(1)* %out, <4 x i64> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 %ld = load <4 x i64>, <4 x i64> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 store <4 x i64> %ld, <4 x i64> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 ; FUNC-LABEL: {{^}}global_load_v8i64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 ; EG: VTX_READ_128
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
81 define amdgpu_kernel void @global_load_v8i64(<8 x i64> addrspace(1)* %out, <8 x i64> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 %ld = load <8 x i64>, <8 x i64> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 store <8 x i64> %ld, <8 x i64> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 ; FUNC-LABEL: {{^}}global_load_v16i64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
95 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
96 ; GCN-NOHSA: buffer_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
97
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
98 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
99 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
100 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
101 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
102 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
103 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
104 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
105 ; GCN-HSA: flat_load_dwordx4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
106
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
107 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
108 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
109 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
110 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
111 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
112 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
113 ; EG: VTX_READ_128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
114 ; EG: VTX_READ_128
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
115 define amdgpu_kernel void @global_load_v16i64(<16 x i64> addrspace(1)* %out, <16 x i64> addrspace(1)* %in) #0 {
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
116 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
117 %ld = load <16 x i64>, <16 x i64> addrspace(1)* %in
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
118 store <16 x i64> %ld, <16 x i64> addrspace(1)* %out
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
119 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
120 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
121
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
122 attributes #0 = { nounwind }