annotate test/CodeGen/AMDGPU/movreld-bug.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=amdgcn -mcpu=verde -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; GCN-LABEL: {{^}}main:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; GCN: v_movreld_b32_e32 v0,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; GCN: v_mov_b32_e32 v0, v1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; GCN: ; return
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 define amdgpu_ps float @main(i32 inreg %arg) #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 main_body:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 %tmp24 = insertelement <2 x float> undef, float 0.000000e+00, i32 %arg
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 %tmp25 = extractelement <2 x float> %tmp24, i32 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ret float %tmp25
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 attributes #0 = { "InitialPSInputAddr"="36983" }