annotate test/CodeGen/ARM/static-addr-hoisting.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -mtriple=thumbv7-apple-ios %s -o - | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 define void @multiple_store() {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; CHECK-LABEL: multiple_store:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; CHECK: movw r[[BASE1:[0-9]+]], #16960
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; CHECK: movs [[VAL:r[0-9]+]], #42
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; CHECK: movt r[[BASE1]], #15
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
9 ; CHECK-DAG: str [[VAL]], [r[[BASE1]]]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
10 ; CHECK-DAG: str [[VAL]], [r[[BASE1]], #24]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
11 ; CHECK-DAG: str.w [[VAL]], [r[[BASE1]], #42]
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ; CHECK: movw r[[BASE2:[0-9]+]], #20394
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ; CHECK: movt r[[BASE2]], #18
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 ; CHECK: str [[VAL]], [r[[BASE2]]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 store i32 42, i32* inttoptr(i32 1000000 to i32*)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 store i32 42, i32* inttoptr(i32 1000024 to i32*)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 store i32 42, i32* inttoptr(i32 1000042 to i32*)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 store i32 42, i32* inttoptr(i32 1200042 to i32*)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 }