annotate test/CodeGen/Hexagon/builtin-prefetch-offset.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=hexagon < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; Check for the immediate offset. It must be a multiple of 8.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; CHECK: dcfetch({{.*}}+{{ *}}#8)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; In 6.2 (which supports v4+ only), we generate indexed dcfetch in all cases
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; (unlike in 6.1, which supported v2, where dcfetch did not allow an immediate
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; offset).
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; For expression %2, where the offset is +9, the offset on dcfetch should be
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; a multiple of 8, and the offset of 0 is most likely (although not the only
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; possible one). Check for #0 anyways, if the test fails with a false
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; positive, the second check can be eliminated, or rewritten, and in the
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; meantime it can help catch real problems.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; CHECK: dcfetch({{.*}}+{{ *}}#0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 target datalayout = "e-p:32:32:32-i64:64:64-i32:32:32-i16:16:16-i1:32:32-f64:64:64-f32:32:32-v64:64:64-v32:32:32-a0:0-n16:32"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 target triple = "hexagon"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 define void @foo(i8* %addr) nounwind {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 %addr.addr = alloca i8*, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 store i8* %addr, i8** %addr.addr, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 %0 = load i8*, i8** %addr.addr, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 %1 = getelementptr i8, i8* %0, i32 8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 call void @llvm.prefetch(i8* %1, i32 0, i32 3, i32 1)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 %2 = getelementptr i8, i8* %0, i32 9
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 call void @llvm.prefetch(i8* %2, i32 0, i32 3, i32 1)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 declare void @llvm.prefetch(i8* nocapture, i32, i32, i32) nounwind