annotate test/CodeGen/Hexagon/constp-ctb.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc < %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; REQUIRES: asserts
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 target datalayout = "e-m:e-p:32:32-i1:32-i64:64-a:0-v32:32-n16:32"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 target triple = "hexagon-unknown--elf"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; Function Attrs: nounwind readnone
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 define i64 @foo() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 %0 = tail call i32 @llvm.hexagon.S2.ct0p(i64 18)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 %1 = tail call i32 @llvm.hexagon.S2.ct1p(i64 27)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 %2 = tail call i64 @llvm.hexagon.A2.combinew(i32 %0, i32 %1)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ret i64 %2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 ; Function Attrs: nounwind readnone
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 declare i32 @llvm.hexagon.S2.ct0p(i64) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ; Function Attrs: nounwind readnone
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 declare i32 @llvm.hexagon.S2.ct1p(i64) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 ; Function Attrs: nounwind readnone
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 declare i64 @llvm.hexagon.A2.combinew(i32, i32) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 attributes #0 = { nounwind readnone }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26