annotate test/CodeGen/Hexagon/constp-vsplat.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc < %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; REQUIRES: asserts
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 target datalayout = "e-m:e-p:32:32-i1:32-i64:64-a:0-v32:32-n16:32"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 target triple = "hexagon"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; Function Attrs: nounwind readnone
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 define i64 @foo() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 %0 = tail call i32 @llvm.hexagon.S2.vsplatrb(i32 255)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 %conv = zext i32 %0 to i64
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 %shl = shl nuw i64 %conv, 32
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 %or = or i64 %shl, %conv
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ret i64 %or
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 declare i32 @llvm.hexagon.S2.vsplatrb(i32) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 attributes #0 = { nounwind readnone }