annotate test/CodeGen/Hexagon/fixed-spill-mutable.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=hexagon < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; The early return is predicated, and the save-restore code is mixed together:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; p0 = cmp.eq(r0, #0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; if (p0.new) r17:16 = memd(r29 + #0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; memd(r29+#0) = r17:16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; if (p0) dealloc_return
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; The problem is that the load will execute before the store, clobbering the
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ; pair r17:16.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ; Check that the store and the load are not in the same packet.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 ; CHECK: memd{{.*}} = r17:16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ; CHECK: }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 ; CHECK: r17:16 = memd
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ; CHECK-LABEL: LBB0_1:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 target triple = "hexagon"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 %struct.0 = type { i8*, %struct.1*, %struct.2*, %struct.0*, %struct.0* }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 %struct.1 = type { [60 x i8], i32, %struct.1* }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 %struct.2 = type { i8, i8, i8, i8, %union.anon }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 %union.anon = type { %struct.3* }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 %struct.3 = type { %struct.3*, %struct.2* }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 @var = external hidden unnamed_addr global %struct.0*, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 declare void @bar(i8*, i32) local_unnamed_addr #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 define void @foo() local_unnamed_addr #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 %.pr = load %struct.0*, %struct.0** @var, align 4, !tbaa !1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 %cmp2 = icmp eq %struct.0* %.pr, null
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 br i1 %cmp2, label %while.end, label %while.body.preheader
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 while.body.preheader: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 br label %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 while.body: ; preds = %while.body.preheader, %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 %0 = phi %struct.0* [ %4, %while.body ], [ %.pr, %while.body.preheader ]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 %right = getelementptr inbounds %struct.0, %struct.0* %0, i32 0, i32 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 %1 = bitcast %struct.0** %right to i32*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 %2 = load i32, i32* %1, align 4, !tbaa !5
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 %3 = bitcast %struct.0* %0 to i8*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 tail call void @bar(i8* %3, i32 20) #1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 store i32 %2, i32* bitcast (%struct.0** @var to i32*), align 4, !tbaa !1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 %4 = inttoptr i32 %2 to %struct.0*
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 %cmp = icmp eq i32 %2, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 br i1 %cmp, label %while.end.loopexit, label %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 while.end.loopexit: ; preds = %while.body
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 br label %while.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 while.end: ; preds = %while.end.loopexit, %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 attributes #0 = { optsize }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 attributes #1 = { nounwind optsize }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 !1 = !{!2, !2, i64 0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 !2 = !{!"any pointer", !3, i64 0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 !3 = !{!"omnipotent char", !4, i64 0}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 !4 = !{!"Simple C/C++ TBAA"}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 !5 = !{!6, !2, i64 16}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 !6 = !{!"0", !2, i64 0, !2, i64 4, !2, i64 8, !2, i64 12, !2, i64 16}